A Modular Static Cost Analysis For GPU Warp-Level Parallelism

Gregory Blike[†], Hannah Zicarelli[†], Udaya Sathiyamoorthy[†]
Julien Lange[‡], <u>Tiago Cogumbreiro</u>[†]

[†] UMass Boston / [‡] Royal Holloway, University of London

Overview

- 1. Motivation: Why GPUs matter and challenges of analyzing performance bottlenecks
- 2. Problem statement: Cost analysis of GPU kernels
- 3. Theory: Relational-Cost Analysis
- 4. Practice: Pico, a tool to analyze performance bottlenecks of CUDA kernel & Evaluation
- 5. Conclusion



Motivation

- Why GPUs matter
- Challenges of analyzing performance bottlenecks

Why do GPUs matter? GPUs are everywhere

The LLM revolution is powered by GPUs GPT-5 was trained using 200k GPUs

Source: www.linkedin.com/feed/update/urn:li:activity:7359279165121970176/

Scientific advancement is powered by GPUs

Power 9 out of 10 of the Top 10 super computers

		Name	GPU
1		El Capitan	\checkmark
2		Frontier	\checkmark
3		Aurora	Ø
4		JUPITER	\checkmark
5		Eagle	\checkmark
6		HPC6	\checkmark
7		Fugaku	
8		Alps	\checkmark
9		LUMI	\checkmark
10	0	Leonardo	Ø





Credit: asc.llnl.gov



Performance

The raison dêtre of GPU programming

Optimizing GPU programs


- Maximize parallelism
- Optimize memory access
- Minimize divergent behavior (more on this later)



Analyzing performance bottlenecks

Dynamic approaches

- Nvidia's nSight (fixed run, requires input); no worst-case analysis
- Symbolic-execution tools only presence, not frequency/cost



⚠ Uncoalesced Global Accesses [Warning] Uncoalesced global access, expected 4352000 sectors, got 4760032 (1.09x) at PC 0x7fe5fef98d00 at /home/aashisht/dropbox_sym_link/Research/0.LIGO/PowerFlux_GPU/experiment/coalesce.cu:53

Uncoalesced Global Accesses [Warning] Uncoalesced global access, expected 4300 sectors, got 4800 (1.12x) at PC 0x7fe5fef98bd0 at /usr/local/cuda-11.3/targets/x86_64-linux/include/sm_32_intrinsics.hpp:112



Analyzing performance bottlenecks

Static approaches

- PUG [FSE10,IPDPSW12] and GPUDrano[CAV17,FMSD21] only detect location, but not how frequent
- State-of-the-art **RaCUDA**^[POPL21,TOPC24] has limited support:
 - GPU-specific semantics, leading to over approximations
 - cannot reason about the precision of the analysis (no exact costs)



Problem statement:

Cost analysis of GPU kernels

How to analyze the cost of a performance bottleneck statically?

Cost analysis: statically analyzing the amount of resources needed to run a program.

Cost Analysis

Problem: count active threads per memory access

```
for (int x = 0; x <= threadIdx.x; x++) {
    read(array[x]); // How many threads are active?
}</pre>
```

Solution:

$$cost = (W^2 + W)/2$$
 where W is the number of threads

Thus, when W=4:

$$(4^2+4)/2 = 20/2 = 10$$



But, why is the cost $(W^2+W)/2$?

Understanding Warp-Semantics

Warp semantics in GPU programming

```
for (int x = 0; x <= threadIdx.x; x++) {
    foo(A[x]);
}</pre>
```

- ullet Warp: a group of W-threads that execute the kernel lockstep
- threadIdx.x is a unique thread-identifier



At runtime: per-thread view for W=4

```
for(x=0;x<=0;x++){
    foo(A[x]);
}</pre>
```

```
for(x=0;x<=1;x++){
    foo(A[x]);
}</pre>
```

```
for(x=0;x<=2;x++){
    foo(A[x]);
}</pre>
```

```
for(x=0;x<=3;x++){
    foo(A[x]);
}</pre>
```



$$X = 0$$

for(
$$x=0;x<=0;x++$$
)

$$for(x=0;x<=2;x++)$$

$$for(x=0;x<=3;x++)$$



$$X = 0$$



for(x=0;x<=1;x++)



```
x = 0
                            for(x=0;x<=1;x++)
                                                     for(x=0;x<=2;x++)
                                                                               for(x=0;x<=3;x++)
   for(x=0;x<=0;x++)
     foo(A[0])
                              foo(A[0])
                                                        foo(A[0])
                                                                                 foo(A[0])
x = 1
   // x \ll 0 is FALSE
                            for(x=0;x<=1;x++)
                                                     for (x=0; x<=2; x++)
                                                                               for(x=0;x<=3;x++)
                              foo(A[1])
                                                        foo(A[1])
                                                                                 foo(A[1])
   // inactive
```



```
x = 0
                             for(x=0;x<=1;x++)
                                                       for (x=0; x<=2; x++)
                                                                                 for(x=0;x<=3;x++)
   for(x=0;x<=0;x++)
     foo(A[0])
                               foo(A[0])
                                                         foo(A[0])
                                                                                   foo(A[0])
x = 1
   // x \ll 0 is FALSE
                             for(x=0;x<=1;x++)
                                                       for (x=0; x<=2; x++)
                                                                                 for(x=0;x<=3;x++)
                                                         foo(A[1])
                                                                                   foo(A[1])
   // inactive
                               foo(A[1])
x = 2
   // x \ll 0 is FALSE
                             // x \ll \theta is FALSE
                                                       for (x=0; x<=2; x++)
                                                                                 for(x=0;x<=3;x++)
```



```
x = 0
                             for(x=0;x<=1;x++)
                                                        for (x=0; x<=2; x++)
                                                                                  for(x=0;x<=3;x++)
   for(x=0;x<=0;x++)
     foo(A[0])
                                foo(A[0])
                                                          foo(A[0])
                                                                                    foo(A[0])
x = 1
   // x \ll 0 is FALSE
                              for(x=0;x<=1;x++)
                                                        for (x=0; x<=2; x++)
                                                                                  for(x=0;x<=3;x++)
                                                          foo(A[1])
                                                                                    foo(A[1])
   // inactive
                                foo(A[1])
x = 2
   // x \ll \theta is FALSE
                             // x \ll \theta is FALSE
                                                        for (x=0; x<=2; x++)
                                                                                  for(x=0;x<=3;x++)
   // inactive
                             // inactive
                                                          foo(A[2])
                                                                                    foo(A[2])
```



Counting active threads per memory access

```
for (int x = 0; x <= threadIdx.x; x++) {
    foo(A[x]); // How many threads are active?
}</pre>
```

Iteration (x)	Thread 0	Thread 1	Thread 2	Thread 3	Active Count
0	✓		✓	✓	4
1		✓	V	V	3
2			V	V	2
3				\checkmark	1
4					0

$$cost = (W^2 + W)/2 = 4 + 3 + 2 + 1 = 10$$



Why is counting threads important?

Thread-divergence is a core aspect of 2 major performance bottlenecks:

- Bank conflicts
- Uncoalesced accesses

Key takeaway: Precisely characterizing thread-divergence \implies precisely characterizing performance bottlenecks



Relational-Cost Analysis

Reduce problem to analyzing cost of sequential program

A sequential program captures the control-flow of the *warp* (group) of threads.

- tick consumes W x resources
- Off-the-shelf tools can reduce sequential program to symbolic expression



Translate a concurrent-warp semantics into a sequential program, and build on the vast literature of cost analysis of **sequential** programs!



Translate a concurrent-warp semantics into a sequential program, and build on the vast literature of cost analysis of *sequential* programs!

- Step 1: Translate (A) CUDA kernel into (B) concurrent Intermediate Representation (IR)
- Step 2: Translate (B) concurrent IR into (C) sequential cost program
- Step 3: Given (C) sequential program calculate cost (D)



Translate a concurrent-warp semantics into a sequential program, and build on the vast literature of cost analysis of **sequential** programs!

- Step 1: Translate (A) CUDA kernel into (B) concurrent Intermediate Representation (IR)
- Step 2: Translate (B) concurrent IR into (C) sequential cost program
- Step 3: Given (C) sequential program calculate cost (D)

```
(A)
for(x=0;x<=threadIdx.x;x++){
  foo(A[x]);</pre>
→
```

```
(B)
for x ∈ 0..tid{
 rd A[x]; →
```

(C) for
$$x \in 0..W-1\{$$
 tick $(W - x)$; $\sum_{x=0}^{W-1} (W - x) = (W^2 + W)/2$



Translate a concurrent-warp semantics into a sequential program, and build on the vast literature of cost analysis of **sequential** programs!

- Step 1: Translate (A) CUDA kernel into (B) concurrent Intermediate Representation (IR)
- Step 2: Translate (B) concurrent IR into (C) sequential cost program
- Step 3: Given (C) sequential program calculate cost (D)

```
(A) for(x=0;x=threadIdx.x;x++)\{ for x \in 0..tid\{ for x \in 0..W-1\{ rd A[x]; \Rightarrow \} \} (C) for x \in 0..W-1\{ rd A[x]; \Rightarrow \sum_{x=0}^{W-1} (W-x) = (W^2+W)/2 \}
```

Major Contribution: Prove correctness of Step 2 with a new Relational-Cost Analysis



Key Technical Contributions

- Lower, upper, exact bounds can all be handled with the same formalism
 Prior work: only upper-bounds bounds
- CUDA semantics with support for thread-divergence
 Prior work: ommission from the SOTA
- A soundness result that shows that static costs are correct for all types of bounds (fully mechanized in ₱ROCQ)



Concurrent IR to Sequential Program

- Q: How can we guarantee that the sequential program captures the cost of the warpsemantics?
- Answer: A theoretical framework to relate the cost of the concurrent and sequential programs, eg, show that two programs have the same cost.

$$\Gamma ; \Phi \vdash p \sim s$$



Relational-cost analysis

$$\Gamma ; \Phi dash p \sim s$$

- A proof system to derive the cost of a protocol p in terms of a sequential program s under relation \sim
- $\sim \in \{=, \leq, \geq\}$ among others

- Γ typing environment
- Φ active threads (b-exp)
- p warp protocol
- \sim cost relation
- s sequential cost



Example

$$\emptyset$$
; t \(\text{for } x \in 0..\text{tick}(W - x) \)



Example

$$\emptyset$$
; t | for x \in 0..tid {A[0]} = for x \in 0..W - 1 {tick(W - x)}

- Ø closed environment
- t all threads active (t = true boolean)



Example

$$\emptyset; t \vdash \boxed{\text{for } x \in 0..\text{tid } \{A[0]\}} = \boxed{\text{for } x \in 0..W - 1 \{\text{tick}(W - x)\}}$$

- \emptyset closed environment
- t all threads active (t = true boolean)
- LHS: warp protocol



Theory overview

$$\emptyset; \mathsf{t} \vdash \mathsf{for} \ \mathsf{x} \in 0..\mathsf{tid} \ \{\mathsf{A}[0]\} \ = \ \mathsf{for} \ \mathsf{x} \in 0..\mathsf{W} - 1 \ \{\mathsf{tick}(\mathsf{W} - \mathsf{x})\}$$

- \emptyset closed environment
- t all threads active (t = true boolean)
- LHS: warp protocol
- RHS: sequential cost



Theory overview

$$\emptyset$$
; t \vdash for $x \in 0$..tid $\{A[0]\}$ = for $x \in 0$.. $W - 1 \{tick(W - x)\}$

- \emptyset closed environment
- t all threads active (t = true boolean)
- LHS: warp protocol
- RHS: sequential cost
- = same cost



Analysis at a glance: conditionals

Uniform conditionals

$$\frac{\Gamma \vdash c \colon \mathsf{U} \qquad \Gamma; \Phi \vdash p \sim s}{\Gamma; \Phi \vdash \mathsf{if}\ (c)\ \{p\} \sim \mathsf{if}\ (c)\ \{s\}}$$

When a conditional has the same value for **all** threads (U), then we preserve that conditional sequentially



Analysis at a glance: conditionals

Uniform conditionals

$$\frac{\Gamma \vdash c \colon \mathsf{U} \qquad \Gamma; \Phi \vdash p \sim s}{\Gamma; \Phi \vdash \mathsf{if}\ (c)\ \{p\} \sim \mathsf{if}\ (c)\ \{s\}}$$

When a conditional has the same value for **all** threads (U), then we preserve that conditional sequentially Divergent conditionals

$$\frac{\Gamma \vdash c \colon D \qquad \Gamma; \Phi \land c \vdash p \sim s}{\Gamma; \Phi \vdash \text{if } (c) \{p\} \sim s}$$

Otherwise (D), we capture the condition in the expression of active threads $\Psi \wedge c$.



Analysis at a glance: conditionals

FOR

$$\frac{\Gamma; \Phi \vdash_{\sim} r \ I \ r' \colon \tau \qquad \Gamma, x \colon \tau_{(r,r')}; \Phi \vdash p \sim s}{\Gamma; \Phi \vdash \text{for } x \in r \ \{p\} \sim \text{for } x \in r' \ \{s\}}$$

- Loop analysis: Relates a range r for warp with a range r' for sequential Lemma 5.4: If r is uniform, use r!
- ullet Compare the loop body, while recording the original ranges of x



Key contributions

$$\emptyset$$
; t \vdash for $x \in 0$..tid $\{A[0]\} = \text{for } x \in 0$.. $W - 1 \{\text{tick}(W - x)\}$

- 1. A **thread-divergent** range 0..tid captured by a sequential range 0..W-1 **SOTA limitation:** thread-divergent loops are unsupported
- 2. Analysis states exact costs (=) **SOTA limitaton:** only upper-bounds (cost over approximations)
- 3. Symbolic costs per iteration W-x **SOTA limitation:**only supports fixed costs, say 4



Proving loops have same cost



Proving loops have same cost

1. Prove that the iteration spaces have same number of iterations (≈)



Proving loops have same cost

$$\emptyset; t \vdash_= 0..tid \approx 0..W - 1: D \qquad \emptyset, x: D_{(0..tid,0..W-1)}; t \vdash A[0] = tick(W - x)$$

$$\emptyset; t \vdash \text{ for } x \in 0..tid \{A[0]\} = \text{ for } x \in 0..W - 1 \{tick(W - x)\}$$
FOR

- 1. Prove that the iteration spaces have same number of iterations (≈)
- 2. Prove that the loop bodies have the same cost

scalar	active	vector
0	[t,t,t,t]	[0,0,0,0]
1	[f,t,t,t]	[1,1,1,1]
2	[f,f,t,t]	[2,2,2,2]
3	[f,f,f,t]	[3,3,3,3]

Typing context: $\emptyset, x: D_{(0..\mathrm{tid},0..W-1)}$

- The range of x in the scalar/vector contexts
- The active threads



Key takeaways

Our theory is driven by two core ideas:

- 1. **Loop analysis:** relate iteration spaces (≈ same numer of iterations, ≤ fewer iterations, ≥ more iterations)
- 2. **Metric analysis:** relate a metric with a symbolic cost (a parameter of the theory)



Main result

Corollary 4.3 (Soundness for closed terms). Let M be a metric and \sim a cost relation.

If
$$\emptyset$$
; $t \vdash p \sim s$, then $(t^W, \emptyset, \emptyset) \vDash p \sim s$.


If we can derive a **cost statically** for protocol p with program s, then that **cost holds dynamically**.



Pico

Cost-analysis of CUDA kernels

Pipeline



1. Extract concurrent IR:

CUDA
$$\rightarrow$$
 [Protocol Inference] $\rightarrow p$

2. Extract sequential IR:

$$p \rightarrow [Relational Cost Analysis] \rightarrow s$$

3. Extract numeric expression:

$$s \rightarrow [Sequential Cost Analysis] \rightarrow n$$



Step 1: Extract concurrent IR

Background: Faial static analysis framework

- Concurrent IR is Memory Access Protocol
- Preserves control flow constructs (includes analysis to find loop bounds)
- Supports inter-procedural calls, C++ templates, CUDA memory spaces, atomics, array aliasing, and barrier synchronization
- OOPSLA24 discusses sources and impact of over-approximation in translation

```
(A)
for(x=0;x<=threadIdx.x;x++){
foo(A[x]);
}

(B)
for(x=0;x<=threadIdx.x;x++){
foo(A[x]);
}
```

```
(B)
for x ∈ 0..tid{
  rd A[x];
}
```



Step 2: Extract sequential IR

- Loop analysis: thread-divergent ranges converted as an optimizer (Z3): $0.. \text{tid} \Rightarrow 0.. W 1$
- Thread-divergent conditionals: capture thread-divergent constraints: tid%2=0 are added to Φ (active threads)
- Metric analysis: support for uncoalesced accesses and bank conflicts
- We develop a **exactness check** to track when over-approximations are introduced (more on this in the evaluation).

```
(B)
for x ∈ 0..tid{
  rd A[x]; →
```

```
(C)
for x ∈ 0..W-1{ // <- range analysis
   tick (W - x); // <- metric analysis
}</pre>
```



Step 3: Extract numeric expression

- Support for off-the-shelf analysis: Absynth, KoAT, CoFloCo
- Direct analysis with a Computer Algebra System (CAS):
 we use Maxima; guaranteed correct cost

```
(C) for x \in 0..W-1\{ tick (W - x); \sum_{x=0}^{W-1} (W - x) = (W^2 + W)/2
```



Evaluation

- RQ1: How Does Pico Compare to the State of the Art, RaCUDA?
 Reproduce tevaluation of [POPL21] to compare the state-of-the-art tool RaCUDA
- RQ2: How Frequently Does Control Flow Affect the Accuracy of Pico?
 Find ratio of precisely analyzable loops and conditions in 226 kernels [CAV14]



RQ1: How Does Pico Compare to the State of the Art, RaCUDA?

Expressiveness: Pico supports / RaCUDA lacks: thread-divergent loops, arbitrary loop steps, bitwise operators, C+++ features (templates, array aliasing, inter-proc analysis) **Reproducibility:** Costs of 25 programs (across 2 metrics):


- Pico gave tighter bound in all 25 examples (vs 15 of RaCUDA)
- We documented 4 unsound bounds (lower than should be) in RaCUDA

Tool	Tightest bound	Unsound
RaCUDA	15	4
Pico	25	O



RQ2: How Frequently Does Control Flow Affect the Accuracy of Pico?

At a glance: 1812 array accesses, 471 structured loops, and 670 conditional expressions



- At least 75.3% of conditionals can be precisely captured
- At least 85.4% loops can be precisely captured



Conclusions

- Relational-cost analysis for warp-parallelism support for thread-divergence
- Correctness for any cost relation exact (=), over-, and under-approximations (≥).
- Mechanized proofs of all results in Rocq
- Pico achieves the lowest bound outperforms RaCUDA in 10 kernels (1.7× better)



Conclusions

- Relational-cost analysis for warp-parallelism support for thread-divergence
- Correctness for any cost relation exact (=), over-, and under-approximations (≥).
- Mechanized proofs of all results in Rocq
- Pico achieves the lowest bound outperforms RaCUDA in 10 kernels (1.7× better)

Future work

- Correctness of metrics (tradeoff performance vs precision)
- How to report helpful performance bottlenecks?
 (average costs, differential analysis)
- Relational-cost between protocols
 (eg, for program repair)



Extra slides



Memory Access Protocol + Warp Semantics

Contribution 1: Concurrent IR

Syntax

A protocol p is:

- skip no-op
- A[n] access index n and an array A
- p; p sequential composition
- if(c) p branching
- for $x \in r p$ looping

- Our contribution is the semantics for Warps
- We reuse the same syntax of Memory Access Protocols



Warp Semantics

A semantics of vectors

Rules

Judgment: $\langle n, \sigma \rangle \Downarrow I$

$$\langle i,\sigma
angle \Downarrow i^{\mathrm{W}}$$
 (E-num)

$$\langle \operatorname{tid}, \sigma \rangle \Downarrow (0, 1, \dots, W - 1)$$
 (E-tid)

Syntax

- Vector of naturals: I
- Vector store: σ
- Naturals: $i := 0 \mid 1 \mid \dots$
- Numeric expressions: $n := i \mid x \mid \operatorname{tid} \mid n \star n$
- Booleans: $b := t \mid f$
- Boolean expressions: $c := b \mid n \diamond n \mid b \circ b$



Examples of vectorized expressions

Example 1

$$\langle 2 imes \operatorname{tid}, \sigma
angle \Downarrow (0, 2, 4, 6)$$

since
$$(2,2,2,2) \times (0,1,2,3) = (2 \times 0, 2 \times 1, 2 \times 2, 2 \times 3) = (0,2,4,6)$$

Example 2

$$\langle 1 \leq \mathsf{tid}, \sigma \rangle \Downarrow (\mathsf{f}, \mathsf{t}, \mathsf{t}, \mathsf{t})$$

since
$$(1, 1, 1, 1) \le (0, 1, 2, 3) = (1 \le 0, 1 \le 1, 1 \le 2, 1 \le 3) = \text{fttt}$$



Protocol semantics

$$\langle p, B, \sigma \rangle \Downarrow_M i$$

- 1. A protocol p to run
- 2. A vector of active threads B
- 3. A store of vectors σ
- 4. A cost i

$$\frac{\langle c,\sigma\rangle \Downarrow C \quad C \neq \mathrm{f^W} \quad \langle p, \textcolor{red}{B} \land \textcolor{red}{C}, \sigma\rangle \Downarrow i}{\langle \mathrm{if} \; (c) \; p, \sigma\rangle \Downarrow i}$$

