UNIVERSIDADE DOS AÇORES DEPARTAMENTO DE MATEMÁTICA

A compiler for the $\pi\text{-Calculus:}$

the backend

Tiago Cogumbreiro

Orientador

Doutor Francisco Cipriano da Cunha Martins

August 29, 2007

Acknowledgements

I want to express my gratitude to my tutor Professor Francisco Martins. I want to thank you for placing your confidence in me. For the enlightening afternoons we spent working together. For the reassuring words of wisdom that helped me keep focused. I am eager for our next endeavour together!

I am grateful to Professor Vasco Vasconcelos, for the continuous support and especially for the provided chance.

Finally, I wish to thank the Centro de Investigação em Informática e Tecnologias da Informação, of the Universidade Nova de Lisboa, for the financial support.

Abstract

Our work covers the creation of the backend of the compiler for the π calculus. The backend consists in the translation to an abstract assembly language. The abstract assembly language used in our compiler is MIL, a multi-threaded typed assembly language.

MIL has the concept of types and locks. It uses the concurrency model of shared memory, where tuples are protected by a lock and may be accessed by multiple threads that have to acquire the exclusive right to alter the data. π -Calculus, on the other hand, uses the concurrency model of message passing, where processes communicate through channels passing information amongst each other.

We start by describing the target language's (MIL) syntax, semantics and type discipline, in Chapter [1.](#page-5-0) Afterwards we show a few usage examples, showing off the basic operations of MIL. Finally we present a runtime library that implements the π -calculus communication in the MIL language.

Compilers need to make various operations over an abstract syntactic tree. The visitor pattern is chosen to solve this problem. During our work in the compiler we envisioned an extension to the classic Visitor pattern. Chapter [2](#page-25-0) explains the advantages of using the Extended Visitor pattern versus the usual approach.

The final chapter (Chapter [3\)](#page-32-0) describes the translation process. It starts by explaining the framing step, where variables are arranged and structured according to a certain scope. Afterwards we an overview of the translation to MIL, followed by an architectural in depth analysis of the implementation.

Contents

Chapter 1

MIL: Multi-threaded Typed Assembly Language

Chip multiprocessors (CMP) are becoming a more realistic choice to the micro processor market. This is because technological advances on single processors are becoming more complex, power hungry and expensive. However, to take full advantage of this new architecture, we need the software industry to adopt the multi-threaded programming paradigm.

MIL [\[8\]](#page-50-0) proposes a solution to this problem [\[5\]](#page-50-1) by combining a typed assembly language with multi-threaded programming.

A typed assembly language provides the possibility for "executing trusted code safely and efficiently" [\[4\]](#page-50-2). It ensures that foreign code never accesses hidden resources of the host, allowing for programs to provide safe program extensions. It also allows untrusted compilers to generate an assembly code that can be compiled with a single trusted compiler. Because types exist pointers cannot be fabricated or forged and jumps can only be done to checked code. Checks are also made on registers' content before a code block is run.

Multi-threaded programming at assembly level allows to correctly structure inter-thread synchronisation. The type system of this language enforces the absence of race conditions.

1.1 Architecture

MIL envisages an abstract CMP with a shared main memory. Each processor core owns a number of registers and an instruction cache. The main memory is divided into a heap (for storing data and code blocks) and a run pool (for storing suspended threads). Data blocks, kept in the main memory, are represented by tuples and are protected by a lock. Blocks of code define the needed registers (including the type each one needs), a list of required locks, and an instruction set. The run pool contains all the idle threads. It may happen that there are more threads to be run than the number of processors.

1.2 Syntax

The syntax of our language is described by the grammar in Figures [1.1,](#page-7-1) [1.2,](#page-8-0) and [1.7.](#page-21-0) We postpone the exposure of types to Section [1.4.](#page-9-0) We rely on a set of heap labels ranged over l, and a disjoint set of type variables ranged over by α , β .

Most of the proposed instructions, represented in Figure [1.1,](#page-7-1) are standard in assembly languages. Instructions are organised in sequences, ending with a jump or with a yield. The instruction yield frees the processor to execute another thread from the thread pool.

The *abstract machine* is defined by the number of processors available (N) and the number of registers (R), as depicted in Figure [1.2.](#page-8-0)

An abstract machine can be in two possible states: halted or running. A running machine comprises a heap, a thread pool, and an array of processors. Heaps are maps from labels into heap values that tuples or code blocks. Tuples are vectors of values protected by some lock. Code blocks comprise a signature and a body. The signature of a code block, which is enforced by the type system to be a $\forall [\vec{\alpha}]$.(Γ requires Λ), describes a universal operator $\forall [\vec{\alpha}]$ that abstracts types used in the signature and used in the body, a register file Γ that describes the type of each register, and the locks hold by the processor when jumping to this code block. The body is a sequence of instructions that are executed by a processor.

A thread pool is a multiset of pairs, each of which contains a pointer (i.e., a label) to a code block and a register file. A processor array contains N processors, where each is composed of a register file, a set of locks, and a sequence of instructions.

```
registers r ::= r_1 \mid ... \mid r_Rinteger values n ::= ... | -1 | 0 | 1 | ...lock values b ::= -1 \mid 0 \mid 1 \mid ...values v ::= r | n | b | l | pack \tau, v as \tau | packL \alpha, v as \tau |v[\tau] | ?\tau\textit{instructions} \iota ::=control flow r := v \mid r := r + v \mid \text{if } r = v \text{ jump } v \midmemory r := malloc [\vec{\tau}] guarded by \alphar := v[n] + r[n] := vunpack \alpha, r := \text{unpack } vlock \qquad \qquad \alpha, r := \mathsf{newLock} \; b \; | \; \alpha := \mathsf{newLockLinear}r := tslE v \mid r := tslS v \mid unlockE v \mid unlockS v \midfork for \mathbf{r} for \mathbf{k} v
inst. sequences I ::= \iota; I \mid \text{jump } v \mid \text{yield}
```


1.3 Operational Semantics

Thread pools are managed by the rules illustrated in Figure [1.3.](#page-9-1) Rule Rhalt stops the machine when it finds an empty thread pool and, at the same time, all processors are idle, changing the machine state to halt. Otherwise, if there is an idle processor and a pair is in the thread pool, then rule Rschedule assigns a new thread to the running processor. Rule R-FORK places a new thread in the pool, taking the ownership of locks required by the forked code block.

Operation semantics regarding locks are depicted in Figure [1.4.](#page-19-0) The newLock creates a new lock in three possible states, according to the parameter: locked exclusively (when the parameter is -1), locked shared (when the parameter is 1), and unlocked (when the parameter is 0). The scope of α is the rest of the code block. A tuple with the value of the parameter of the newLock is allocated in the heap and register r is made to point it. For example, a new lock in the unlocked state allocates the tuple $\langle 0 \rangle^{\beta}$. When the

lock sets	$\lambda := \alpha_1, \ldots, \alpha_n$
permissions	$\Lambda := (\lambda, \lambda, \lambda)$
register files	$R := \{r_1: v_1, \ldots, r_R: v_R\}$
processor	$p ::= \langle R; \Lambda; I \rangle$
processors array	$P ::= \{1: p_1, \ldots, N: p_N\}$
thread pool	$T := \{ \langle l_1, R_1 \rangle, \ldots, \langle l_n, R_n \rangle \}$
heap values	$h := \langle v_1 \dots v_n \rangle^{\alpha} \mid \tau \{I\}$
heaps	$H := \{l_1: h_1, \ldots, l_n: h_n\}$
states	$S \ ::= \ \langle H; T; P \rangle \ \ \ \ \textsf{halt}$

Figure 1.2: Abstract machine

lock is created in the exclusive lock state, the new lock variable β is added to the set of exclusive locks held by the processor. Similarly, when the lock is created in the shared lock state, the new lock variable β is added to the set of shared locks held by the processor.

Linear locks are created by newLockLinear. They are initialised in the locked state. The new lock variable β is added to the set of linear locks.

The Test and Set Lock, present in many machines designed with multiple processes in mind, is an atomic operation that loads the contents of a word into a register and then stores another value in that word. These two operations (the load and the store) are indivisible. There are two variations of the Test and Set Lock in our language: tslE and tslS. When tslE is applied to an unlocked state the type variable α is added to the set of exclusive locks and the value becomes $\langle -1\rangle^{\alpha}$. Various threads may read values from a tuple locked in shared state, hence when tslS is applied to a shared or to an unlocked lock the value of contained in the tuple is incremented, reflecting the number of readers holding the shared lock, and then the type variable α is added to the set of hold shared locks. When tslE is applied in a tuple with a number greater than -1 , it places a 0 in the target register.

Shared locks are unlocked with unlockS and the number of readers is decremented. The running processor must hold the shared lock. Exclusive locks are unlocked with unlockE, while the running processor holds the exclusive lock.

$$
\frac{\forall i. P(i) = \langle _; _; \text{yield} \rangle}{\langle _; \emptyset; P \rangle \to \text{halt}} \qquad (R\text{-HALT})
$$
\n
$$
\frac{H(l) = \forall [_] \cdot (_ \text{requires } \Lambda) \{ I \}}{\langle H; T \oplus \{ \langle l, R \rangle \}; P \{ i : \langle _; _; \text{yield} \rangle \} \rangle \to \langle H; T; P \{ i : \langle R; \Lambda; I \rangle \} \rangle} \qquad (R\text{-SCHEDULE})
$$
\n
$$
\frac{\hat{R}(v) = l \qquad H(l) = \forall [_] \cdot (_ \text{requires } \Lambda) \{ _ \} \}}{\langle H; T; \{ i : \langle R; \Lambda \oplus \Lambda'; (\text{fork } v; I) \rangle \} \rangle \to \langle H; T \cup \{ \langle l, R \rangle \}; P \{ i : \langle R; \Lambda'; I \rangle \} \rangle} \qquad (R\text{-FORK})
$$

Rules related to memory instructions are illustrated in Figure [1.5.](#page-20-0) Values can be stored in a tuple, when the lock that guards the tuple is hold by the processor in the set of exclusive locks or in the set of linear locks. A value can be loaded from a tuple if the lock guarded by it is hold by the processor in any set of locks. The rule for malloc allocates a new tuple in the heap and makes r point to it. The size of the tuple is that of sequence of types $[\vec{\tau}]$, its values are uninitialised values.

The transition rules for the control flow instructions, illustrated in Fig-ure [1.6,](#page-20-1) are straightforward $[6]$. They rely on the function R that works on registers or on values, by looking for values in registers, in packs, and in universal concretions.

> $\hat{\mathbf{R}}(v) =$ $\sqrt{ }$ \int $\begin{array}{c} \end{array}$ $R(v)$ if v is a register pack $\tau, \hat{{\rm R}}(v')$ as $\tau' \quad \text{ if } v \text{ is pack } \tau, v' \text{ as } \tau'$ packL $\alpha, \hat{{\rm R}}(v')$ as τ^- if v is packL α, v' as τ $\hat{\mathbf{R}}(v')[\tau]$ if v is $v'[\tau]$ v otherwise

1.4 Type Discipline

The syntax of types is exposed in Figure [1.7.](#page-21-0) A type of the form $\langle \vec{\sigma} \rangle^{\alpha}$ describes a tuple that is protected by lock α , that resides in the heap. Each type $\vec{\sigma}$ is either initialised (τ) or uninitialised (2τ). A type of form $\forall |\vec{\alpha}|$.(Γ requires Λ) describes a code block; a thread jumping into such a block must instantiate all the universal variables $\vec{\alpha}$, it must also hold a register file type Γ as well as the locks in Λ . The types $\mathsf{lock}(\alpha)$, $\mathsf{lockE}(\alpha)$, and $\mathsf{lockS}(\alpha)$ describe singleton types, respectively the lock type, the lock type exclusive, and the lock type shared. The types $\exists \alpha.\tau$ and $\exists^{\text{L}} \alpha.\tau$ define the existential operator in [\[2\]](#page-50-4). The recursive type $\mu\alpha.\tau$ allows the definition of recursive data structures.

The type system is presented in Figures [1.8](#page-21-1) to [1.11.](#page-24-0) Typing for values is illustrated in Figure [1.8.](#page-21-1) Heap values are distinguished from operands (that include registers as well) by the form of the sequent. Notice that lock values $(-1, 0, \text{ and } 1)$ have any lock type. Also, uninitialised value 2τ has type 2τ ; we use the same syntax for a uninitialised value (at the left of the colon) and its type (at the right of the colon). A formula $\sigma \ll \sigma'$ allows to "forget" initialisations.

Instructions are checked against a typing environment Ψ (mapping labels to types, and type variables to the kind Lock: the kind of singleton lock types), a register file type Γ holding the current types of the registers, and a tuple Λ that comprises three sets of lock variables (the *permission* of the code block), that are, respectively, exclusive, shared, and linear.

Rule T-YIELD requires that all shared and that all exclusive locks must have been released prior to ending the thread. Only the thread that acquired a lock may release it.

Rule T-FORK splits the permission into two tuples, Λ and Λ' : one goes with the forked thread, the other remains with the current thread, according to the permissions required by the target code block.

Rules T-new-lock1, T-new-lock-1, and T-new-lockL each adds the type variable into the respective set of locks. Rules T-new-lock0, T-new-lock1, and T-new-lock-1 assign a lock type to the register. Rules T-tslE and T-tslS require that the value under test holds a lock; disallowing testing a lock already held by the thread. Rules T-UNLOCKE and T-unlockS make sure that only held locks are unlocked. Finally, the rules T-criticalE and T-criticalS ensure that the current thread holds the exact number of locks required by the target code block. Each of these rules also adds the lock under test to the respective set of locks of the thread. A thread is guaranteed to hold the lock only after (conditionally) jumping to a critical region. A previous test and set lock instructions may have obtained the lock, but as far as the type system goes, the thread holds the lock after the conditional jump.

The typing rules for memory and control flow are depicted in Figure [1.10.](#page-23-0) The rule for malloc makes sure that the lock α is in scope, meaning that it must be preceded by a newLock, in the same code block, or that the type variable must be abstracted in the universal value operator. Values can be loaded from tuples if the guarding type variable is in one of the set of locks. Values can be stored in tuples if the guarding type variable is in the set of exclusive locks or in the set of linear locks.

The rules for typing machine states are illustrated in Figure [1.11.](#page-24-0) They should be easy to understand. The only remark goes to heap tuples, where we make sure that all locks protecting the tuples are in the domain of the typing environment.

1.5 Examples

To exemplify how MIL works, we show interprocessor communication. We create a tuple of shared memory and then create two threads that try to write in it concurrently. The lock α is passed to each code block, because it is not in the scope of the forked threads.

```
main () \{\alpha, r_1 := newLock 0
  r_2 := \text{malloc [int] guarded by } \alphafork thread \lceil \alpha \rceilfork thread \alpha [\alpha]}
```
Each thread tries to acquire lock α with a different strategy. The first thread (thread1) uses a technique called *spin lock*:

```
th read 1 \forall [\alpha](r_1: \langle \text{lock}(\alpha) \rangle \hat{\ } \alpha, r_2: \langle ?\text{int} \rangle \hat{\ } \alpha) {
   r_3 := tslE r_1 - exclusive because we want to write
   if r_3 = 0 jump critical Region 1 [\alpha]jump thread \lceil \alpha \rceil}
```
The code block loops actively, not releasing the processor, until it eventually grabs the lock.

```
critical Region 1 \forall [\alpha](r_1: \langle \text{lock}(\alpha) \rangle \hat{\alpha}, r_2: \langle ?\text{int} \rangle \hat{\alpha})requires (\alpha ; ; ) {
   r_2[0] := 1
```

```
unlock r_1y i e l d
}
```
The second thread (thread2) uses a different technique called a *sleep lock*:

```
thread2 \forall [\alpha] (r_1: \langle \text{lock}(\alpha) \rangle \hat{\ } \alpha, r_2: \langle ? \text{int} \rangle \hat{\ } \alpha) {
   r_3 := tslE r_1 - exclusive because we want to write
   if r_3 = 0 jump critical Region 2
   fork thread [\alpha]}
```
This strategy features a cooperative approach. Instead of actively trying to grab the lock, it forks a copy of that thread and yields the processor to another thread in the pool.

```
critical Region 2 \forall [\alpha] (r_1: \langle \text{lock}(\alpha) \rangle \hat{\ } \alpha, r<sub>2</sub>: \langle ? \text{int} \rangle \hat{\ } \alpha)requires (\alpha ; ; ) {
    r_2[0] := 2unlockE r_1y i e l d
}
```
These two techniques have advantages over each other. A spin lock is faster. It should be used when there is a reasonable expectation that the lock will be available in a short period of time. A short coming of the spin lock is demonstrated in this example:

```
main () \{\alpha, r_1 := newLock -1fork release \lceil \alpha \rceiljump spin Lock [\alpha]}
```
The code block *main* creates a lock and forks a thread that unlocks it, thus taking the ownership of the lock when forked:

```
release \forall [\alpha] (r<sub>1</sub>: \langlelock (\alpha)) \hat{a} requires (\alpha; \cdot) {
   unlock r_1y i e l d
}
```
The code block spinLock uses the spin lock technique to acquire the lock's permission, as exemplified in the first example. The problem with this program is that it only works with machines with more than one processor.

Otherwise, because the spin locking thread does not relinquish the usage of the processor, the forked process that will unlock l will never be able to do so. The sleep lock technique, however, does context switching, which is an expensive operation (i.e., degrades performance).

Libraries written in MIL use continuation passing style. In this model of programming the user passes a continuation (a label pointing to a code block) to the library's procedure. When computation is finished, the procedures runs the continuation label (either by forking or by jumping).

In continuation passing style, it is useful to pass *user data* to the continuation code. With existential types, it is possible to abstract the type of the user data. A data structure (a tuple) is created to keep the continuation label and the user data. Let $Continuation Type$ stands for

```
\forall [\alpha] . ((r1 : \langle ? \mathsf{int} \rangle^\alpha) requires ( ; ; \alpha))
```
Let PackedUserData stands for

```
\exists X. \langle \forall [\alpha]. ((r1 : X) \text{ requires } (;; \alpha)), X \rangle^{\alpha}
```
A sketch of this usage is:

```
main () \{\alpha := \mathsf{newLockLinear}r_2 := \text{malloc}[\text{int}] guarded by \alphar_1 := \text{ malloc} [ Continuation Type, \langle ?\text{int} \rangle ^a] guarded by \alphar_1[0] := continuation
  r_1[1] := r_2r_1 := \textbf{pack } r_1, \ \langle ? \textbf{int} \rangle ^a as PackedUserData
  jump library \lceil \alpha \rceil}
\intlibrary \lceil \alpha \rceil (r_1: Packed User Data) {
  −− do some computation...
  x, r_1 := unpack r_1 - we do not need the packed type here
  r_2 := r_1[0] - the continuation
  r_1 := r_1[1] - the user data
  jump r_2[\alpha]}
continuation Continuation Type \{−− do some work
}
```
The code block *main* allocates the user data $\langle \text{?int} \rangle^{\alpha}$ and places it into a tuple, along with the label pointing to the continuation. The tuple is then packed and passed to the library, which eventually calls the continuation by unpacking the packed data and jumping to the callback.

1.6 The π -Calculus Runtime

1.6.1 Architecture

The π -calculus runtime is a MIL library that is based in the virtual machine defined in [\[7\]](#page-50-5). The runtime implements the communication between processes. There are two procedures defined in this library: writeMessage and readMessage. A channel is defined by a data structure that keeps either callbacks to read a message or messages waiting to be consumed. The Figure [1.12](#page-24-1) shows the abstract representation of the runtime. This runtime supports only monadic π -calculus, but since polyadic π -calculus can be encoded by monadic π -calculus, no expressivity is lost.

The writeMessage and the readMessage procedures work nearly the same. When a message is sent, by using the procedure writeMessage, we verify if there are input continuations so that the message is delivered to an input continuation. If there are no input continuations the message is enqueued. When the procedure readMessage is called, we supply it a callback (to handle the transmitted message) and verify if there are enqueued messages. If there are enqueued messages in the channel, the callback is invoked with an enqueued message as a parameter, otherwise the callback is enqueued until a message is written. So, using Java to describe the algorithm, this is a sketch of the implementation:

```
void readMessage (Input Continuation cont) {
  if (messages size() \rightarrow 0) {
    Message msg = messages remove (0);
    cont. reduce (msg);
  \} else \{continuations.add(cont);
  }
}
```
The method writeMessage:

```
void write Message (Message msg) \{
```

```
if (continuations size () ) 0 \}InputContinuation continuation cont = continuations.remove(0);
    cont. reduce (msg);
    reduce (cont, msg);\} else \{m essages ad(d (msg);
  }
}
```
1.6.2 Implementation

A channel needs to keep two attributes: a list of messages and a list of input continuations. MIL does not allow the use of values as indexes in load operations (only literals) and it does not permit the allocation of dynamic sizes of memory, hence we cannot have a tuple with dynamic length to implement the list of elements. Our implementation uses locks to impose the queueing of messages and of continuations. A Channel is the type:

 \langle int, Message, InputContinuation \rangle^{α}

The first element of the tuple specifies the contents of the channel:

- 0 if it has no messages and no input continuations;
- 1 if it has at least one queued message;
- 2 if it has at least one queued input continuation;

The second element of the tuple is a queued message and the third element is a queued input continuation.

MIL has no notion of what classes are so we must adapt the code to the language. A Continuation class is simply a callback with user data attached to it (the implementation of the class). Using the continuation passing style explained in Section [1.5,](#page-11-0) the input callback is the data structure InputContinuation:

$$
\exists X. \langle \forall [\alpha, Message]. ((r_1 : X, \nr_2 : Channel, \nr_3 : \langle lock(\alpha) \rangle^{\alpha}) \text{ requires } (\alpha; ;)),
$$
\n
$$
X \rangle
$$

Because messages can be of any type, we abstract them with the universal operator in both procedures. Let the signature of readMessage stands for:

$$
\forall [\alpha, Message]. ((r_1 : InputContinuation,r_2 : Channel,r_3 : \langle lock(\alpha) \rangle^{\alpha}) \text{ requires } (\alpha; ;))
$$

Let the signature of writeMessage stands for

$$
\forall [\alpha, Message] . ((r_1 : Message, r_2 : Channel, r_3 : \langle lock(\alpha) \rangle^{\alpha}) \text{ requires } (\alpha; ;))
$$

The initialisation of a channel is the responsibility of the client. Since no encapsulation is possible in an assembly language, the consistency of Channel is responsibility of the user of the library.

1.6.3 Usage Examples

To use any of the two procedures we first need to initialise the Channel data structure. To do so we need to create a dummy message and a dummy input continuation. Our implementation provides a dummy continuation (sink); the dummy message must be created by the user. This example shows the initialisation of a channel of type (int) . Let the type variable IntContinuation stands for

$$
\exists X. \langle \forall [\alpha](r_1 : X,
$$

\n
$$
r_2 : int,
$$

\n
$$
r_3 : \langle \mathsf{lock}(\alpha) \rangle^{\alpha} \rangle \text{ requires } (\alpha; ;),
$$

\n
$$
X \rangle^{\alpha}
$$

First we initialise a dummy InputContinuation:

r² := malloc [∀ [α] (r¹ : i n t , −− t h e t y p e o f t h e u s e r da ta r_2 : int, $-$ the type of the message r₃: \langle **lock** (α)) ^ α – the lock of the channel) requires $(\alpha$;;), - we hold the lock int \vert guarded by α - the user data (an int) $r_2[0] := \sin k \sin t$ | int | $r_2[1] := 0$

The label sink has the type of the message abstracted and the type of the environment abstracted so it can be used to fill a dummy InputContinuation. The label sink just unlocks the lock α and yields the processor. The user data we use is an integer, because it is more convenient. Now we need to hide the user data with the existential operator:

${\sf r}_2$:= pack ${\sf r}_2$, int as IntContinuation

Now, with the InputContinuation in register r_2 we are able to create the channel:

 $r_1 := \text{malloc}$ [$int,$ $-$ the status of the channel $int,$ $-$ the type of the message $Int Continuation - - the packed continuous$ | guarded by α $r_1[0] := 0$ -- '0' marks an empty channel $r_1[1] := 0$ — the dummy message $r_1[2] := r_2$ — the dummy input continuation

To send a message with the literal 10, emulating the process $\overline{x}\langle 10 \rangle$, we use the channel initialised in r_1 .

 $r_2 := r_1$ - move the channel to the second parameter $r_1 := 10$ — move the message to the first parameter jump writeMessage

If we wish to read a message through channel x , emulating the process $x(a)$. P, we use the channel initialised in r_1 . Let PType stands for the type:

$$
\forall [\alpha](r_1 : \langle \rangle^{\alpha},
$$

\n
$$
r_2 : int,
$$

\n
$$
r_3 : \langle \mathsf{lock}(\alpha) \rangle^{\alpha} \rangle \text{ requires } (\alpha; ;)
$$

Process P can be sketched below:

```
P PType {
  −− p r o c e s s P
}
```
To receive a message in the code block P we do:

```
r_2 := r_1 –– move channel 'x' to the second parameter
r_1 := malloc [PType, \langle \rangle \, \hat{\ } \, \alpha \,] guarded by \alpha{\sf r}_4 := malloc [] guarded by \alpha
```
 $\mathsf{r}_1[\,0\,] \;:=\; \mathsf{P} \qquad \quad \textit{--} \; \; \textit{the} \; \; \textit{continuation}$ $\mathsf{r}_1[\,1\,]$ $:=$ r_4 $-$ empty user data r $_{1}$:= <code>pack</code> r $_{1}$, \langle \rangle ^ α as <code>IntContinuation</code> jump readMessage

$\frac{P(i) = \langle R ; \Lambda ; (\alpha, r := \mathsf{newLock}\ 0; I) \rangle \qquad l \not\in \mathrm{dom}(H) \qquad \beta \not\in \Lambda}{\langle H ; T ; P \rangle \rightarrow \langle H \{ l \colon \langle \mathbf{0} \rangle^{\beta} \} ; T ; P \{ i \colon \langle R \{ r \colon l \} ; \Lambda ; I [\beta/\alpha] \rangle \} \rangle}$
$(R$ -NEW-LOCK $0)$
$P(i) = \langle R; \Lambda; (\alpha, r := \mathsf{newLock}\; \mathbf{1}; I) \rangle \qquad l \not\in \mathrm{dom}(H) \qquad \beta \not\in \Lambda$
$\langle H;T;P\rangle\rightarrow \langle H\{l\colon\langle\mathbf{1}\rangle^{\beta}\};T;P\{i\colon\langle R\overline{\{r\colon l\}};(\lambda_E,\lambda_S\uplus\{\beta\},\lambda_L);I[\beta/\alpha]\rangle\}\rangle$
$(R$ -NEW-LOCK 1)
$P(i) = \langle R; \Lambda; (\alpha, r := \text{newLock } -1; I) \rangle$ $l \notin \text{dom}(H)$ $\beta \notin \Lambda$
$\langle H;T;P\rangle \rightarrow \langle H\{l: \langle-1\rangle^{\beta}\};T;P\{i: \langle R\{r: l\}; (\lambda_E \uplus \{\beta\}, \lambda_S, \lambda_L); I[\beta/\alpha]\rangle\}\rangle$
$(R$ -NEW-LOCK -1)
$P(i) = \langle R; \Lambda; (\alpha := \mathsf{newLockLinear}; I) \rangle$ $\beta \notin \Lambda$
$\langle H;\overline{T;P\rangle\rightarrow\langle H;T;P\{i\colon\langle R;(\lambda_{E},\lambda_{S},\lambda_{L}\uplus\{\beta\});I[\beta/\alpha]\rangle\}\rangle}$
$(R$ -NEW-LOCKL $)$
$P(i) = \langle R; \Lambda; (r := \mathsf{tsIS}\ v; \underline{I}) \rangle$ $\hat{R}(v) = l$ $H(l) = \langle b \rangle^{\alpha}$ $b \geq 0$
$\overline{\langle H;T;P\rangle\rightarrow \langle H\{l\colon \langle b+1\rangle^\alpha\};T;P\{i\colon \langle R\{r\colon {\bf 0}\};(\lambda_E,\lambda_S\uplus\{\alpha\},\lambda_L);I\rangle\}\rangle}$
$(R\text{-}TSLS\text{-}ACQ)$
$\frac{P(i)=\langle R;\Lambda; (r:=\mathsf{tslS}\ v;I)\rangle\qquad H(\hat{\mathbf{R}}(v))=\langle\mathbf{-1}\rangle^{\alpha}}{\langle H;T;P\rangle\rightarrow\langle H;T;P\{i\colon\langle R\{r:\mathbf{-1}\};\Lambda;I\rangle\}\rangle}$ $(R\text{-}TSLS\text{-}FAIL)$
$P(i) = \langle R; \Lambda; (r := \text{tslE } v; I) \rangle$ $\qquad R(v) = l$ $H(l) = \langle 0 \rangle^{\alpha}$
$\langle H;T;P\rangle\rightarrow \langle H\{l\colon\langle\mathbf{-1}\rangle^{\alpha}\};T;P\{i\colon\langle R\{r\colon\mathbf{0}\};(\lambda_{E}\uplus\{\alpha\},\lambda_{S},\lambda_{L});I\rangle\}\rangle$
$(R\text{-}TSLE\text{-}ACQ)$
$\frac{P(i)=\langle R;\Lambda;(r:= \mathsf{tsl} \mathsf{E}\ v;I)\rangle\qquad H(\hat{\mathbf{R}}(v))=\langle b\rangle^{\alpha}\qquad b\neq \mathbf{0}}{\langle H;T;P\rangle\rightarrow \langle H;T;P\{i\colon \langle R\{r\colon b\};\Lambda;I\rangle\}\rangle}$
$(R\text{-}TSLE\text{-}FAIL)$
$\frac{P(i) = \langle R; (\lambda_E, \lambda_S \uplus \{\alpha\}, \lambda_L); (\text{unlocks } v; I) \rangle \qquad \hat{\mathcal{R}}(v) = l \qquad H(l) = \langle b \rangle^{\alpha}}{\langle H; T; P \rangle \rightarrow \langle H\{l\colon \langle b-1 \rangle^{\alpha}\}; T; P\{i\colon \langle R; (\lambda_E, \lambda_S, \lambda_L); I \rangle\} \rangle}$
$(R$ -UNLOCKS)
$P(i) = \langle R; (\lambda_E \uplus {\alpha}, \lambda_S, \lambda_L); (\text{unlockE } v; I) \rangle$ $\hat{R}(v) = l$ $H(l) = \langle \frac{\partial}{\partial u^2} \rangle$
$\langle H;T;P\rangle \rightarrow \langle H\{l\colon \langle \mathbf{0}\rangle^{\alpha}\};T;P\{i\colon \langle R;(\lambda_{E},\lambda_{S},\lambda_{L});I\rangle\}\rangle$
$(R$ -UNLOCKE)

Figure 1.4: Operational semantics (locks)

$$
\frac{P(i) = \langle R; \Lambda; (r := \text{malloc } [\vec{\tau}] \text{ guarded by } \alpha; I) \rangle \qquad l \notin \text{dom}(H)}{\langle H; T; P \rangle \rightarrow \langle H \{l: \langle \vec{\Upsilon} \rangle^{\alpha} \}; T; P \{i: \langle R \{r: l\}; \Lambda; I \rangle \} \rangle}
$$
\n
$$
\frac{P(i) = \langle R; \Lambda; (r := v[n]; I) \rangle \quad H(\hat{\mathbf{R}}(v)) = \langle v_1 \dots v_n \dots v_{n+m} \rangle^{\alpha}}{\langle H; T; P \rangle \rightarrow \langle H; T; P \{i: \langle R \{r: v_n\}; \Lambda; I \rangle \} \rangle}
$$
\n
$$
\frac{P(i) = \langle R; \Lambda; (r[n] := v; I) \rangle}{\langle H; T; P \rangle \rightarrow \langle H \{l: \langle v_1 \dots \hat{\mathbf{R}}(v) \dots v_{n+m} \rangle^{\alpha} \rangle} \quad (\text{R-LOAD})
$$
\n
$$
\frac{R(r) = l \quad H(l) = \langle v_1 \dots v_n \dots v_{n+m} \rangle^{\alpha}}{\langle H; T; P \rangle \rightarrow \langle H \{l: \langle v_1 \dots \hat{\mathbf{R}}(v) \dots v_{n+m} \rangle^{\alpha} \}; T; P \{i: \langle R; \Lambda; I \rangle \} \rangle} \quad (\text{R-STORE})
$$

Figure 1.5: Operational semantics (memory)

P(i) = hR; Λ; jump vi H(R(ˆ v)) = {I} ^hH; ^T; ^Pi → hH; ^T; ^P{i: ^hR; Λ; ^Ii}i (R-jump) P(i) = hR; Λ; (r := v; I)i hH; T; Pi → hH; T; P{i: hR{r : R(ˆ v)}; Λ; Ii}i (R-move) P(i) = hR; Λ; (r := r ⁰ + v; I)i hH; T; Pi → hH; T; P{i: hR{r : R(r 0) + R(ˆ v)}; Λ; Ii}i (R-arith) P(i) = hR; Λ; (if r = v jump v 0 ;)i R(r) = v H(R(ˆ v 0)) = {I} ^hH; ^T; ^Pi → hH; ^T; ^P{i: ^hR; Λ; ^Ii}i (R-branchT) P(i) = hR; Λ; (if r = v jump ; I)i R(r) 6= v ^hH; ^T; ^Pi → hH; ^T; {i: ^hR; Λ; ^Ii}i (R-branchF) P(i) = hR; Λ; (α, r := unpack v; I)i R(ˆ v) = pack τ, v⁰ as hH; T; Pi → hH; T; P{i: hR{r : v ⁰}; Λ; I[τ/α]i}i (R-unpack) P(i) = hR; Λ; (α, r := unpack v; I)i R(ˆ v) = packL β, v⁰ as hH; T; Pi → hH; T; P{i: hR{r : v ⁰}; Λ; I[β/α]i}i (R-unpackL)

types $\tau ::= \text{int} | \langle \vec{\sigma} \rangle^{\alpha} | \forall [\vec{\alpha}] . (\Gamma \text{ requires } \Lambda) | \text{lock}(\alpha) |$ $lockE(α)$ | lockS($α$) | $∃α.τ$ | $∃^Lα.τ$ | $μα.τ$ | $α$ init types $\sigma ::= \tau | ?\tau$ register file types $\Gamma := \mathsf{r}_1 : \tau_1, \ldots, \mathsf{r}_n : \tau_n$ typing environment $\Psi ::= \emptyset | \Psi, l : \tau | \Psi, \alpha :$: Lock

$$
\vdash \langle \sigma_1, \ldots, \tau_n, \ldots, \sigma_{n+m} \rangle^{\alpha} \leq : \langle \sigma_1, \ldots, \tau_n, \ldots, \sigma_{n+m} \rangle^{\alpha} \qquad \text{(S-UNINIT)}\n\frac{n \leq m}{\vdash r_0 : \tau_0, \ldots, \tau_m : \tau_m \leq : r_0 : \tau_0, \ldots, \tau_n : \tau_n} \qquad \text{(S-REG-FILE)}\n\vdash \sigma \leq : \sigma \qquad \frac{\vdash \sigma \leq : \sigma' \qquad \vdash \sigma' \leq : \sigma''}{\vdash \sigma \leq : \sigma''} \qquad \text{(S-REF, S-TRANS)}\n\frac{\vdash \tau' \leq : \tau}{\Psi, l : \tau' \vdash l : \tau} \qquad \Psi \vdash n : \text{int} \qquad \Psi \vdash b : \text{lock}(\alpha) \qquad \Psi \vdash ? \tau : ? \tau \qquad \text{(T-LABEL, T-INT, T-LOCK, T-UNINIT)}\n\frac{\Psi \vdash v : \tau'[\tau/\alpha]}{\Psi \vdash pack \tau, v \text{ as } \exists \alpha \cdot \tau' : \exists \alpha \cdot \tau'} \qquad \frac{\Psi \vdash v : \tau[\beta/\alpha] \qquad \alpha \notin \beta, \Psi}{\Psi \vdash pack \vdash \beta, v \text{ as } \exists^{\text{L}} \alpha \cdot \tau : \exists^{\text{L}} \alpha \cdot \tau \qquad \text{(T-Pack, T-PackL)}\n\frac{\Psi \vdash v : \tau}{\Psi; \Gamma \vdash v : \tau} \qquad \text{(T-REG, T-VAL)}\n\frac{\Psi \vdash v : \tau}{\Psi; \Gamma \vdash v : \forall [\alpha \overline{\beta}] \cdot (\Gamma' \text{ requires } \Lambda)} \qquad \text{(T-VAL-APP)}
$$

Figure 1.8: Typing rules for values $\Psi \vdash v : \sigma$ and for operands $\Psi; \Gamma \vdash v : \sigma$

$$
\Psi, \alpha :: \text{Lock}; \Gamma\{r : \langle ?\tau \rangle^{\alpha}\}; \Lambda \vdash I \qquad \vec{\tau} \neq \text{lock}(.), \text{lock}(-), \text{lock}(-)
$$
\n
$$
\Psi, \alpha :: \text{Lock}; \Gamma, \Lambda \vdash r := \text{malloc} [\vec{\tau}] \text{ guarded by } \alpha; I
$$
\n
$$
\Psi; \Gamma \vdash v : \langle \sigma_1 .. \tau_n .. \sigma_{n+m} \rangle^{\alpha} \qquad \Psi; \Gamma\{r : \tau_n\}; \Lambda \vdash I \qquad \tau_n \neq \text{lock}(-) \qquad \alpha \in \Lambda
$$
\n
$$
\Psi; \Gamma \vdash v : \tau_n \qquad \Psi; \Gamma \vdash r : \langle \sigma_1 .. \sigma_n .. \sigma_{n+m} \rangle^{\alpha} \qquad \tau_n \neq \text{lock}(-)
$$
\n
$$
\Psi; \Gamma \vdash v : \tau_n \qquad \Psi; \Gamma \vdash r : \langle \sigma_1 .. \sigma_n .. \sigma_{n+m} \rangle^{\alpha} \rangle; \Lambda \vdash I \qquad \alpha \in \lambda_E \cup \lambda_L
$$
\n
$$
\Psi; \Gamma \vdash v : \tau_n \qquad \Psi; \Gamma \vdash r : \gamma \vdash I \qquad \alpha \in \lambda_E \cup \lambda_L
$$
\n
$$
\Psi; \Gamma \vdash v : \tau_n \qquad \Psi; \Gamma\{r : \tau\}; \Lambda \vdash I \qquad \alpha \in \lambda_E \cup \lambda_L
$$
\n
$$
\Psi; \Gamma \vdash v : \tau_n \qquad \Psi; \Gamma\{r : \tau\}; \Lambda \vdash I \qquad \text{(T-MOVE)}
$$
\n
$$
\Psi; \Gamma \vdash v : \text{int} \qquad \Psi; \Gamma \vdash v : \text{int} \qquad \Psi; \Gamma\{r : \text{int} \rbrace; \Lambda \vdash I \qquad \text{(T-ARITH)}
$$
\n
$$
\Psi; \Gamma \vdash v : \exists \alpha. \tau \qquad \Psi; \Gamma\{r : \tau\}; \Lambda \vdash I \qquad \alpha \notin \Psi, \Gamma, \Lambda
$$
\n
$$
\Psi; \Gamma \vdash v : \exists^{\text{L}} \alpha. \tau \qquad \Psi, \beta : : \text{Lock}; \Gamma\{r : \tau\}; \Lambda \vdash I \qquad \alpha \notin \Psi, \Gamma, \Lambda
$$
\n
$$
\
$$

where $type(\tau) = type(?\tau) = \tau$.

Figure 1.10: Typing rules for instructions (memory and control flow) Ψ ; Γ; $\Lambda \vdash I$

Figure 1.11: Typing rules for machine states

Figure 1.12: Class diagram of the π -calculus runtime

Chapter 2

Extending The Visitor Pattern

2.1 Intent

The Visitor [\[3\]](#page-50-6) encapsulates the application of an operation over an object structure. This pattern facilitates the addition of new operations without modifying the classes on which they operate. Our extension separates three concerns: traversal, object structure, and operation.

2.2 Motivation

The object structure traversed by the visitor is usually defined by a class hierarchy, using inheritance and composition. Consider Figure [2.1,](#page-26-0) one object structure for this class hierarchy is: the tree is composed by instances of Addition, leaves are instances of Number.

This is an *ad hoc* object structure, thus it cannot be predicted, nor inferred automatically. The convention, is that the attributes of an object that share the same base class are the children of that object (like the Addition), but this is only true in a subset of problems. By using this convention, it is possible to create tools that generate visitors automatically. Conventions, however, have drawbacks, like the lack of flexibility and the absence of introspection. Object structures that are different from this convention cannot be target of code generation tools.

An alternative approach to specify the object structure is the implementation of a common interface that embodies the relation between objects, like the Composite pattern [\[3\]](#page-50-6). This approach provides introspection, gen-

Figure 2.1: An example of a class hierarchy.

eralising the retrieval of the children of a class of objects, but imposes the implementation of an interface on every object that needs to be navigated, that may not possible.

Two common techniques of making the Visitor reusable is by using the Decorator pattern, where the decorator implements the traversal of the tree and the decorated implements the code logic, and the Template Method, where inheritance is used to separate the traversal from the code logic. Both techniques, however, are hindered by a hard-coded object structure, making the generic implementations brittle to change. The concept of traversal and the code logic are mixed at the interface level, to workaround this the separation of responsibilities is performed using the Decorator pattern or using inheritance, but the interface for both concerns is still the same $(i.e.,$ the Visitor).

The Guided Visitor [\[1\]](#page-50-7) proposes the separation of navigation from computation code. With this kind of visitor, the object structure is obtained in the class where the traversal algorithm is performed, in the Guide. By decoupling these two concepts it is possible to reuse traversal strategies and apply them to different object structures.

We propose breaking the visitor into three concerns, each represented by an interface, solving an isolated problem: object structure, traversal, and computation code.

2.3 Applicability

Use the extended visitor when:

- the object structure is dynamic. By having an object structure that is nor hardcoded into a class hierarchy, it is possible to make it dynamic.
- you are dealing with complex object structures. Object structures are an object, hence they can be composed or extended, as any other class.
- your requirements change. The extended visitor is adaptable. The object structure can be altered without affecting the class hierarchy, or the visitor itself. The same thing goes to the traversal strategy.

2.4 Structure

Figure 2.2: The structure of the extended visitor.

Figure 2.3: Sequence diagram of a visitor.

2.5 Participants

The Visitor has two methods that represent two events: before traversing the children of the node and afterwards traversal. The visitor defines an abstract interface where the operation that is applied to the object structure is implemented. The *Concrete Visitor* (Calculator) is the actual implementation of the Visitor interface. A Node is any element that may be traversed. It can be of any type. The *ObjectStructure* is an interface for the retrieval the children of a node, if possible. A *ConcreteObjectStructure* (IntObjectStructure) is an implementation of the previous interface. The Traversal is the interface for the controller of the application of the operation (the visitor). A ConcreteTraversal (DepthFirst).

2.6 Collaborations

A client that uses the Extended Visitor pattern must create three objects, an object structure, a traversal strategy, and the visitor that applies the operation. When an element is visited two methods, corresponding to two events are called, one before its children are visited and one after its children are visited. Figure [2.3](#page-28-2) illustrates the traversal using a depth visitor.

Figure 2.4: Class diagram of the implementation.

2.7 Consequences

Adding new Nodes is easy. Contrary to the usual Visitor pattern, adding a new *Node* to the object structure is just a matter of updating the *Object*-Structure's implementation.

Visiting a class is more verbose. In the classic Visitor, because all the concerns are mixed within the same class, a single parameter is needed, the Node to visit. The Extended Visitor needs the user to explicitly create a traversal object, an object structure object, and a visitor object.

Leverages encapsulation. The classic Visitor demands a close coupling between the Visitor and the Nodes, since the Node calls methods of the Visitor and vice-versa. With the Extended Visitor, Nodes are not aware, even at interface level, of the visitor. The visitor may, or may not, be aware of the interface of the Node too, since it receives instances casted to Object.

Code reuse. Because of the separation of concerns and cohesion of classes, it is possible to reuse parts of the Extended Visitor in various situations, with different classes of Nodes.

2.8 Implementation

We define three classes that embody separation of concerns. The class diagram presented in Figure [2.4.](#page-29-2) The Traversal is the controller class responsible for guiding the Visitor through the tree generated by the ObjectStructure. The implementation of the ObjectStructure describes the children of a group of objects, that may share the same base class (or may not). The implementation of the Visitor depends on the operation that needs to be applied over a structure of objects.

2.9 Sample Code

We now show the implementation of the Extended Visitor, to implement a calculator of integer expressions, using the class hierarchy depicted in Figure [2.1.](#page-26-0) First we start by defining the IntObjectStructure :

```
Iterable get Children (Object node) {
  if (node instance of Addition) {
    Addition add = (Addition) node;
    return Arrays. as List (add. left, add. right);
  }
  throw new UnsupportedNodeException (node);
}
```
The only node that has children are the ones of type Addition.

Next we implement a generic depth first traversal strategy:

```
public void traverse (ObjectStructure struct, Visitor
   visitor,
                      Object node) {
  visitor.before(node);
  try \{for (Object \; child: \; struct \; getChildren(node))traverse (struct, visitor, child);
    }
  \} catch (UnsupportedNodeException e) {
    // no children, skip it}
  visitor.after (node);
}
```
Finally the visitor Calculator, that calculates an integer expression, is implemented with this method:

```
int total = 0:
public void before (Object node) {
  if (node instance of Number) {
```

```
total +=( (Node) obj). value;
  }
}
```
2.10 Known Uses

Compilers use the visitor pattern extensively. Having a powerful tool to create more expressive algorithms and that allows code reuse, lessens the burned of its implementation.

All previous choices of visitors dismiss a feature we believe gives our extension the edge: metadata. With metadata it is possible to empower a visitor with knowledge. For example, we may be able to know the parent/child relationship of a node, or the name of the attribute that references the node. This opens up new possibilities, like rule based visitors, where there is a rule base dispatching algorithm in the visitor for a client class, leveraging the expressive power of the client code. By decorating the traversed elements with metadata it is possible to take advantage of these benefits.

When you need different dispatching algorithms for the same traversal and object structure. With metadata, it is possible to create visitors that dispatch method calls to a specialised client class.

Chapter 3

The Backend

3.1 Framing

3.1.1 Introduction

A frame is a data structure that holds variables available in a certain scope. Frames are used to specify parameters, local variables, and global variables defined in a function. An frame of a function is allocated when the function is called and deallocated when the function exits.

The parameters and local variables are instantiated when a function is called. Local variables, parameters, and global variables should only exist whilst they are needed. If a local variable is only used for the computation of a temporary value, the memory associated with it should be freed when the computation is over, or, at least, when the function is finished. When a function (the nested) is defined inside another function (the nesting), it may reference variables defined in the nesting function. These variables, however, must not be freed when the nesting function exits, their values must be stored inside the nested function's frame.

In the π -calculus there are no functions or local variables. Input processes are analogous to functions, in what framing is concerned. Frames define the names known in a certain scope. Names used by processes must be present in a certain scope, defined as a global variable, or defined as a parameter of an input channel. Frames specify the free names available to a group of processes.

The rules for defining a variable in a frame is the following:

Figure 3.1: How frames annotate an AST

(F1) the names used in the arguments of an output are variables;

(F2) the name of the input channel used in a replication is a variable;

(F3) the global variables defined in a frame are variables in the parent frame;

A variable is a global variable of a frame if it is not a parameter (of that frame).

Figure [3.1](#page-33-1) illustrates an example of framing is applied to a simple AST. We explain the process from the leaves to the root process.

The output process $\overline{\psi}\langle x \rangle$ uses a name as a parameter, with rule F1 it becomes a variable in the enclosing frame. Moving to the parent process $b(y) \overline{y}\langle x\rangle$, because it is an input process, a new frame is defined. The variable x is global in that frame, because it is not a parameter of the input process. The output process $\overline{a}\langle x \rangle$, similarly, uses a name (x) as a paremeter, then x becomes a variable in the related frame. Both processes, $\overline{a}\langle x \rangle$ and $b(y).\overline{y}\langle x \rangle$, declared the variable x as global, hence x is a variable in the frame defined by the input process $a(x)\cdot \overline{a}\langle x \rangle + b(y)\cdot \overline{y}\langle x \rangle$. Since the input process has a parameter named x , the variable x is not global.

3.1.2 Implementation

Our compiler creates a representation of frames in the same step it performs semantic checking. A new frame is mapped to each input process. Frames

Figure 3.2: The class diagram of Frame

are named after the name of the channel. Figure [3.2](#page-34-1) illustrates the class diagram of frames.

Stacks are used in visitors to allow the communication in nodes of different depth. The visitor navigating the AST holds a stack for defining the current frame. Each time it visits an input process a new frame is created and the names of the arguments of the channel are defined as parameters of that frame. This frame is pushed into a stack of frames. The top of the stack is the current frame enclosing a group of processes. When the visitor leaves the input process the current frame is removed from the top of the stack of frames.

When the visitor enters an output process it adds all the instances of type NameValue, present in the arguments, as variables to the current frame.

There is a stack in the visitor to hold Replication objects, allowing the visitor to know wether an InputPrefix instance is contained in a Replication instance. When a visitor enters an InputPrefix that is child of a Replication instance it adds a variable (with the name of the channel) to the current frame.

3.2 Translation

After semantic analysis we translate the AST to an abstract assembly language. The translation can be performed in the same traversal where semantic analysis is done, but this usually makes the code more complex. Translating directly to a concrete assembly language reduces the portability of the compiler, since it bounds one compiler to one platform.

Abstract assembly languages generalise concepts that exist in various

Figure 3.3: Sequence diagram of how frames are created.

platforms. Various compilers may target the same abstract assembly language, that will enable code generation for various architectures.

We show an overview of the implementation of the translation step, followed by an in-depth analysis of each component that is part of the backend.

3.2.1 Overview

Our compiler targets MIL, an abstract typed assembly language that has the concept of threads. In our compiler, code generation is performed after semantic checking. The code generation traverses the AST twice: first to associate a MIL Label to each process and then to translate the nodes. The generated code uses the runtime library defined in Chapter [1.6.](#page-14-0)

By using composite visitors [\[9\]](#page-50-8), through the decorator pattern [\[3\]](#page-50-6), we apply various operations separately, i.e., each in its own class, in the same traversal. For example, the class FramePusherVisitor makes the decorated visitor access a current frame while traversing the AST. This visitor is used both in the process labeling traversal and in the code generation traversal. The ScopeVisitor makes the symbol table be coherent to the decorated visitor. In

Figure 3.4: The package diagram of the compiler

this case, the class is used only once, but since the code for handling the symbol table is separated from the code generation, it is motivation enough to create a new visitor.

The basic idea of the translation is: sequential operations are sequentially performed in a single thread and processes being run in parallel are each run in separate threads.

So, considering that each process has a label attached to it, the process $P \mid Q$ roughly translates to:

```
fork P[\alpha]fork Q[\alpha]
```
The code generation for the nil process, 0, is pretty straight forward:

y i e l d

The process $\overline{x}\langle 10 \rangle$ has this translation sketch:

```
r_1 := 10r_2 := xjump write Message [\alpha]
```
The input process $x(a)$. P is a bit trickier, since we need to pack the user data (which we will address further), but we can sketch it as:

```
\mathsf{r}_1 \ := \ \textsf{m} \textsf{alloc} \, [\, \textsf{ContinuationType}\, \, , \ \, \textsf{UserDataType}\, ] \ \ \textsf{guarded} \ \ \textsf{by} \ \ \alphar_1[0] := continuation
r_1[1] := userdata
r_1 := \textbf{pack} UserDataType, r_1 as PackedContinuation
r_2 := xjump read Message [\alpha]
```
where the continuation is something like:

Figure 3.5: The class diagram of the package translate.

 $a := r_2$ $-$ receive the value of the parameter jump $P[\alpha]$

Finally, because we only allow replicated input processes, the translation of the replication is similar to the input, but with a different continuation. Consider the continuation of the process $x(a)$. P:

```
a := r_1fork P
jump grab Lock \lceil \alpha \rceil
```
Where the generated output of the code fragment grabLock is something like:

```
r_5 := tslE r_1if r_5 = 0 jump try Again
fork grabLock [\alpha] – sleep spin lock
y i e l d
```
The last block (grabBlock) tries to read the message again:

```
r_1 := \text{malloc} [ContinuationType, UserDataType] guarded by \alphar_1[0] := continuation
r_1[1] := userdata
r_1 := \textbf{pack} UserDataType, r_1 as PackedContinuation
r_2 := xjump readMessage \lceil \alpha \rceil
```
3.2.2 Frame Indexing

.

The frame indexing is where we map an abstract frame to a concrete data structure, in MIL. Concrete frames are tuples that arrange the global variables and then the parameters sequentially, as illustrated by Figure [3.6.](#page-39-1) We also implement operations to retrieve the concrete location of the data structure for a certain variable.

A frame indexer is implemented in the class FrameIndexer, depicted in Figure [3.7.](#page-39-2) We are able to obtain the π -calculus type for a certain index. We can also retrieve the name of the variable in a certain index. Finally, it is possible find the index associated with a certain variable.

The FrameIndexerFactory is a Flyweight factory [\[3\]](#page-50-6). We use this pattern to optimize the creation speed and the memory usage of instances of FrameIndexer

Figure 3.6: Frame indexing example.

Figure 3.7: The class diagram of the FrameIndexer

3.2.3 Type Adapting

Throughout all code generation, adapting from π -calculus types to MIL types is a recurring task. The class TypeAdapter implements this operation. The normal adapting is straight forward in case of primitive types, an integer type in π -calculus maps to an integer type in MIL; the analogous is true to the string type. Link types are mapped to the Channel type specified in the π -calculus runtime, see Chapter [1.6.](#page-14-0)

To generate the appropriate Channel for a certain link type we use the class ChannelRepresentation. The TypeAdapter is also a Flyweight factory of instances of ChannelRepresentation, since these are used very frequently in code generation.

The class ChannelRepresentation generates a MIL Channel according to the argument (the Message) of the link type, remember we are dealing with monadic π -calculus. This is a recursive operation, since the type of the parameter must also be adapted from π -calculus to MIL. Each channel representation creates a TypeFragment, associating a type variable to the adapted type. This way, code generation is more comprehensible to a human and less code is generated, since a type variable is considerably smaller than the Channel type.

3.2.4 Code Generation Helper

To aid the translation we use the class CodeHelper, a Façade $[3]$ to type adapting, to frame indexing, to register pooling, and to environment creation. Register pooling allows the reuse of registers. Environment creation is the initialisation of a frame in MIL.

Register pooling is performed in the class RegisterPool. This class has two methods, one to allocate a register and another to free a register. When a register is allocated we return it if there is none in the pool. When a register is freed, it is placed in the pool. If we allocate a register and there is a register in the pool, that one is returned, not needing to increase the register use. It is possible to know how many registers are being used at the same time.

Environment creation is implemented in the class EnvironmentCreator. It generates a MIL type for a given frame. First, it uses the FrameIndexerFactory to index the variables. Afterwards, the EnvironmentCreator adapts each π calculus type to a MIL type. Finally, a tuple is created and bound to a type variable. This tuple comprises the adapted types (from the indexed frame). The environment is passed between processes and contains the values of the existing variables. When communicating with the runtime, it is the user data sent to the input continuation.

The CodeHelper contains a group of methods to generate blocks of code (code fragments). There is a concept of a current code block where instructions are appended to. There is a method to close the current code block, where we free the registers not freed explicitly and generate the code signature. The closed code block is then added as a new code fragment to the generated tree.

There are two methods in the CodeHelper that are used to generate code for a process. These were not placed in the Translate class because unit testing was easier, and because the idea is that most code generation is handled by the CodeHelper, not the Translate, which should be used more like a mediator between the traversal and the code generation.

Code generation for the output process is straightforward. If the parameter is a literal, its valued is converted to a MIL value. If the parameter is a name, then we use the frame indexing to know where the name is located in the environment variable. The value is loaded from the environment to the register that passes the message. Afterwards the a jump to the writeMessage is done.

When the input process is run, a new frame is created, this corresponds

to the allocation and initialisation of a new frame object. The initialisation is the copy the global variables present in the new frame from the old environment. After frame switching, we prepare the call for the readMessage, defined in the runtime.

Chapter 4 Conclusion

In our work we describe MIL. We implement a π -calculus runtime library written in that language. Afterwards, we introduce an extension of the Visitor design pattern, outlining its uses and advantages over the classical implementation. By separating the traversal, the object structure, and the visitor, we increase the reuse and maintenance of the code. Finally, we show the backend of the compiler. Our backend translates the $\pi\text{-}calculus$ to MIL.

Chapter 5 Appendix

This is an example of a π -calculus program:

```
(new a:(int))(!a(x).a<x> | a&lt;1>)This is the generated MIL code:
version error 0.0
registers 7
packed: exists Env. \langle 1](r1: Env, r2: int, r3: \langle 1 \rangle and \langle 1 \rangle) requires (1;;), Env\rangle.
channel: <int, int, packed>^l
mainEnv: <channel>^l
main []() requires (;;) {
  1, r3 := newLock -1 - Create the closure lock.
  r5 := malloc [channel] guarded by l
  r6 := malloc [[1](r1: int, r2: int, r3: <lock(1)&gt;1) requires (1;;), int] guarde
-- allocate channel: (int)
  r6[0] := sink(int][int] - - initialize the input channel continuation with a dumr6[1] := 0 -- store the dummy environment into the input channel
  r6 := pack int, r6 as packed -- pack the input channelr7 := malloc [int, int, packed] guarded by 1 -- allocate data for channel: (int)
  r7[0] := 0 -- the initial status is 0 (empty)
```

```
r7[2] := r6 -- move the dummy input channel
  r7[1] := 0 -- move the dummy output message
 r5[0] := r7 -- initialize (int)
 r1 := r5 -- Move the environemnt to the first register
  jump main_new_a[l]
}
main_new_a [1](r1: mainEnv, r3: <lock(1)>^l) requires (1;;) {
  jump main_parallel[l]
}
main_parallel [1](r1: mainEnv, r3: <lock(1)>^l) requires (1;;) {
  unlockE r3 -- Unlock the closure lock.
 fork main_parallel_left[l] -- Fork left
 fork main_parallel_right[l] -- Fork right
 yield
}
main_parallel_left [1](r1: mainEnv, r3: <lock(1)>^l) requires (;;) {
  r5 := t s l E r 3 -- Try to grab the lock.if r5 = 0 jump main_replication[1] -- Got the lock. Run the left process.
  fork main_parallel_left[l] -- Try to grab the lock later.
 yield
}
main_parallel_right [l](r1: mainEnv, r3: <lock(l)>^l) requires (;;) {
 r5 := t s l E r 3 -- Try to grab the lock.if r5 = 0 jump main_out_a[1] - Got the lock. Run the right process.
 fork main_parallel_right[l] -- Try to grab the lock later.
 yield
}
main_replication [1](r1: mainEnv, r3: <lock(1)>^l) requires (1;;) {
  jump a_in_a[l]
}
aEnv: <channel, int>^l
```

```
a_in_a [1](r1: mainEnv, r3: <lock(1)>^l) requires (l;;) {
  r5 := malloc [channel, int] guarded by 1 -- alloc space for the new env 'a'
 r7 := r1[0]r5[0] := r7r5[1] := 0 -- initialize 'x'
 r2 := r1[0] -- move the channel a as 2nd arg
 r7 := malloc [[1](r1: aEnv, r2: int, r3: <lock(1)&gt;1) requires (1;;), aEnv] guard
 r7[0] := read_replicate_a
 r7[1] := r5r1 := pack aEnv, r7 as exists Env. \langle 1](r1: Env, r2: int, r3: \langle 1 \circ c(k(1)) require
  jump inputMessage[l][int]
}
read_replicate_a [1](r1: aEnv, r2: int, r3: <lock(1)>^l) requires (1;;) {
 r1[1] := r2fork a_out_a[l]
  jump try_reading_again_a[l]
}
try_reading_again_a [l](r1: aEnv, r3: <lock(l)>^l) requires (;;) {
 r7 := t s l E r3if r7 = 0 jump read_again_a[l]
  fork try_reading_again_a[l]
 yield
}
read_again_a [1](r1: aEnv, r3: <lock(1)>^l) requires (1;;) {
 r2 := r1[0]r7 := malloc [[1](r1: aEnv, r2: int, r3: <lock(1)&gt;1) requires (1;;), aEnv] guard
 r7[0] := read_replicate_a
 r7[1] := r1r1 := pack aEnv, r7 as exists Env. <[1](r1: Env, r2: int, r3: <lock(1)>^l) requi
 jump inputMessage[l][int]
}
a_out_a [1](r1: aEnv, r3: <lock(1)>^l) requires (l;;) {
 r2 := r1[0] -- the channel 'a'
 r1 := r1[1] -- the output message is the variable 'x'
```

```
jump outputMessage[l][int]
}
main_out_a [1](r1: mainEnv, r3: <lock(1)>^l) requires (1;;) {
  r2 := r1[0] -- the channel 'a'
  r1 := 1 - the output message is an integer literal
  jump outputMessage[l][int]
}
InputContinuation: exists Env. <[1](r1: Env, r2: Message, r3: <lock(1)>^l) require
Channel: <int, Message, InputContinuation>^l
ReduceCode: [l,Message] (r2: Channel,
                    r3: \text{clock}(1)>^l) requires (1;;)OutputCode: [l,Message] (r1: Message,
                    r2: Channel,
                    r3: \text{clock}(1)>^l) requires (1;;)OutputUnlockedCode: [l,Message] (r1: Message,
                             r2: Channel,
                             r3: \langle \text{lock}(1) \rangle<sup>2</sup>]) requires (;;)
InputCode: [l,Message] (r1: InputContinuation,
                   r2: Channel,
                   r3: \text{clock}(1)>^l) requires (1;;)InputUnlockedCode: [l,Message] (r1: InputContinuation,
                            r2: Channel,
                            r3: <lock(l)>^l) requires (;;)
sink [Env,Message,1](r1: Env, r2: Message, r3: \leqlock(1)>^l) requires (1;;) {
  unlockE r3
  yield
}
outputMessage OutputCode {
```

```
r4 := r2[0] -- Grab the status of the channel.
 if r4 = 0 -- Empty. Place our message into the channel.
   jump outputFill[l][Message]
 r4 := r4 - 1 - i f r4 = 1if r4 = 0 -- Has a message already. Try again.
   jump outputScheduleMessage[l][Message]
 r4 := r4 - 1 - i f r4 = 2if r4 = 0 -- Has an input channel. Redux.
   jump outputReduce[l][Message]
 -- should never reach this code
 jump outputMessage[l][Message]
}
outputFill OutputCode {
 r2[0] := 1r2[1] := r1unlockE r3
 yield
}
outputScheduleMessage OutputCode {
 unlockE r3
 jump outputGrabLock[l][Message]
}
outputGrabLock OutputUnlockedCode {
 r4 := ts1E r3if r4 = 0 -- we grab the lock, back to the begining
     jump outputMessage[l][Message]
 -- try again:
 fork outputGrabLock[l][Message]
 yield
}
outputReduce OutputCode {
 r2[1] := r1
```

```
jump reduce[l][Message]
}
reduce ReduceCode {
 r2[0] := 0 - flag it as empty
 r4 := r2[2] -- the input
 r2 := r2[1] -- the message
 x, r4 := unpack r4 - unpack the tuple
 r1 := r4[1] -- the env
 r4 := r4[0] -- the continuation
  jump r4[l]
}
inputMessage InputCode {
 r4 := r2[0]if r4 = 0jump inputFill[l][Message]
 r4 := r4 - 1 - i f r4 = 1if r4 = 0jump inputReduce[l][Message]
 r4 := r4 - 1 - i f r4 = 2if r4 = 0jump inputSchedule[l][Message]
  -- should never reach this code
 jump inputMessage[l][Message]
}
inputFill InputCode {
 r2[0] := 2 -- has an input
 r2[2] := r1 -- put the input into the poolunlockE r3 -- we are done; yield
 yield
}
inputReduce InputCode {
```

```
r2[2] := r1jump reduce[l][Message]
}
inputSchedule InputCode {
  unlockE r3
  jump inputGrabLock[l][Message]
}
inputGrabLock InputUnlockedCode {
  r4 := t s l E r 3if r4 = 0 jump inputMessage[l][Message]
  fork inputGrabLock[l][Message]
 yield
}
```
Bibliography

- [1] Martin Bravenboer and Eelco Visser. Guiding visitors: Separating navigation from computation, November 29 2001.
- [2] Cormac Flanagan and Martn Abadi. Types for safe locking, February 02 1999.
- [3] Erich Gamma, Richard Helm, Ralph Johnson, and John Vlissides. Design Patterns: Elements of Reusable Object-Oriented Software. Addison-Wesley, 1994.
- [4] Greg Morrisett, David Walker, Karl Crary, and Neal Glew. From system F to typed assembly language. ACM Transactions on Programing Language and Systems, 21(3):527–568, 1999.
- [5] Kunle Olukotun and Lance Hammond. The future of microprocessors. Queue, 3(7):26–29, 2005.
- [6] Benjamin C. Pierce. Advanced Topics In Types And Programming Languages. MIT Press, November 2004.
- [7] David N. Turner. The Polymorphic Pi-Calculus: Theory and Implementation. PhD thesis, LFCS, University of Edinburgh, June 1996. CST-126-96 (also published as ECS-LFCS-96-345).
- [8] Vasco T. Vasconcelos and Francisco Martins. A multithreaded typed assembly language. In Proceedings of TV06 - Multithreading in Hardware and Software: Formal Approaches to Design and Verification, 2006.
- [9] J. M. W. Visser and Joost Visser. Visitor combination and traversal control. Technical report, July 11 2001.