Dynamic Deadlock Verification for General Barrier Synchronisation

Tiago Cogumbeiro  
Imperial College London, UK  
cogumbeiro@imperial.ac.uk

Raymond Hu  
Imperial College London, UK  
raymond.hu05@imperial.ac.uk

Francisco Martins  
University of Lisbon, Portugal  
fmartins@fc.ul.pt

Nobuko Yoshida  
Imperial College London, UK  
n.yoshida@imperial.ac.uk

Abstract

We present Armus, a dynamic verification tool for deadlock detection and avoidance specialised in barrier synchronisation. Barriers are used to coordinate the execution of groups of tasks, and serve as a building block of parallel computing. Our tool verifies more barrier synchronisation patterns than current state-of-the-art. To improve the scalability of verification, we introduce a novel event-based representation of concurrency constraints, and a graph-based technique for deadlock analysis. The implementation is distributed and fault-tolerant, and can verify X10 and Java programs.

To formalise the notion of barrier deadlock, we introduce a core language expressive enough to represent the three most widespread barrier synchronisation patterns: group, split-phase, and dynamic membership. We propose a graph analysis technique that selects from two alternative graph representations: the Wait-For Graph, that favours programs with more tasks than barriers; and the State Graph, optimised for programs with more barriers than tasks. We prove that finding a deadlock in either representation is equivalent, and that the verification algorithm is sound and complete with respect to the notion of deadlock in our core language.

Armus is evaluated with three benchmark suites in local and distributed scenarios. The benchmarks show that graph analysis with automatic graph-representation selection can record a 7-fold execution increase versus the traditional fixed graph representation. The performance measurements for distributed deadlock detection between 64 processes show negligible overheads.

Categories and Subject Descriptors D.4.1 [Process Management]: Deadlocks—detection, avoidance; D.3.3 [Language Constructs and Features]: Concurrent programming structures—barriers, phasers; F.3.2 [Semantics of Programming Languages]: Operational semantics

General Terms Verification

Keywords barrier synchronisation, phasers, deadlock detection, deadlock avoidance, X10, Java

1. Introduction

The rise of multicore processors has pushed mainstream programming languages to incorporate various parallel programming and concurrency features. An important class of these are barriers and their associated techniques. Java 5–8 and .NET 4 introduced several abstractions that expose barriers explicitly or otherwise use implicit barrier synchronisations: latches, cyclic barriers, fork/join, futures, and stream programming. The basic functionality of a barrier is to coordinate the execution of a group of tasks: it allows them to wait for each other at an execution point. Recent languages feature more advanced abstractions, such as clocks in X10 [45] and phasers in Habanero-Java/C (HJ) [7], that support highly dynamic coordination of control flow and synchronisations. In particular, phasers unify the barrier synchronisation patterns available in Java, X10, and .NET under a single abstraction.

As for many other concurrency mechanisms, deadlocks—in which two tasks blocked on distinct barriers are (indirectly) waiting for each other—are one of the primary errors related to barrier synchronisation. Historically, the approach to counter barrier deadlocks has been to restrict the available barrier synchronisation patterns such that programs are barrier-deadlock free by construction, e.g., OpenMP [50] restricts barrier composition to syntactic nesting. To date there are no available tools for barrier-deadlock verification in X10 or HJ, nor for mainstream libraries, such as the Java Phaser [16] and the .NET Barrier [25] APIs.

Two key characteristics exacerbate barrier-deadlock verification in recent languages and systems: barriers can be created dynamically and communicated among tasks as values (called first-class barriers [41]); and the group of participants can change over time (dynamic membership [29]). Due to the difficulty of statically analysing the usage of first-class barriers (e.g., dealing with aliases and non-determinism statically), the state-of-the-art in barrier-deadlock verification is based on dynamic techniques that monitor the run-time execution of programs (existing tools for static verification handle only a simplistic model where synchronisation is global; see Section 7). Dynamic membership, found in Java, .NET, X10, and HJ, is, however, simply not handled by any existing barrier-deadlock verification tools.

The state-of-the-art in dynamic barrier-deadlock verification follows graph-based techniques and originates from MPI [28] and UPC [42]. Graph-based approaches work by maintaining a representation of the concurrency constraints between running tasks (e.g., the synchronisation state of blocked tasks), and by performing a graph analysis on this state (e.g., cyclic dependencies). While the existing graph-based tools, such as [13][14], precisely identify deadlocks in systems featuring multiple barriers, these approaches are too limited in the presence of dynamic membership.

The main limitations of the current tools are: (i) a representation of concurrency constraints that assumes static barrier membership, and (ii) committing to the Wait-For Graph [20] analysis technique that is optimised for concurrency constraints with more tasks than barriers (a rare situation for classical parallel programs). Naive extensions to resolve (i) face the problem of maintaining the membership status of barriers consistently and efficiently; this issue is compounded in the distributed setting, which is a key design point of deadlock verification for languages like X10/HJ. Issue (ii) is related to the dynamic nature of such barrier applications, where the number of tasks and barrier synchronisations may not be known until run-time and may vary during execution. Committing to a particular graph model can thus hinder the scalability of dynamic verification. The State Graph [13] is an alternative model that favours scenarios with more tasks than barriers.
not determine which model is most suitable statically; moreover, this property may change as execution proceeds.

**Armus** This paper presents Armus, to our knowledge, the first deadlock verification tool for phasers \footnote{\texttt{[3]}}. The contributions of this work are as follows:

- Armus leverages phasers to represent concurrency constraints among synchronisation events. This representation enables the analysis of first-class barriers with dynamic membership, and simplifies the algorithm of distributed deadlock detection.
- Armus introduces a technique to improve the scalability of graph-based verification, by automatically and dynamically selecting and transforming between the commonly used Wait-For Graph (WFG) and the alternative State Graph (SG) models.
- We formalise an operational model for a concurrent language with phasers (subsuming the barriers of \cite{10, 23, 33}) and the Armus deadlock verification algorithm. We show that our deadlock verification is sound and complete with respect to the WFG-SG equivalence.
- The Armus-X10 and JArmus applications are the first deadlock verification tools for X10 clocks and the Java phaser API, featuring distributed deadlock detection where the tool reports existing deadlocks, and local deadlock avoidance where the tool raises an exception before entering a deadlock.

To address (i), Armus introduces a novel representation of concurrency dependencies, based on events in the sense of Lamport’s logical clocks \cite{22}. A major part of deadlock analysis is the generation of concurrency constraints, attained by bookkeeping the status of tasks and barriers. The insight of our technique is to interpret the operation of waiting for a phase as observing a timestamp; and then to assert a dependency from the phase a task is blocked to any (future) phase the task participates. With this representation Armus simplifies the analysis of dynamic membership, since it avoids tracking the arrival and departure of participants on a synchronisation; bookkeeping the participants of a barrier in a distributed setting is a global state, thus a challenging procedure to maintain. Armus addresses (ii) with a novel technique that automatically selects between two graph models according to the monitored concurrency constraints. The standard graph model used in graph analysis, the WFG, comes from distributed databases \cite{20}, a setting with a fixed number of tasks and dynamic resource creation. The WFG was therefore optimised for concurrency constraints with many resources and few tasks. The underlying assumption of the WFG no longer holds for languages with dynamic tasks and dynamic barrier creation (first-class barriers), such as X10 and Java. For these applications, Armus proposes a technique that selects either the WFG or the SG depending on the ratio between tasks and barriers. The difference on the size of the graph can be dramatic. For instance, in benchmark \cite{P6, 46}, the average edge count decreases from 781 edges to 6 edges (see Section \ref{sec:benchmarks}). The automatic model selection performs at least as fast as the usual approach of a fixed graph representation.

We outline the sections of this paper. The following section illustrates the use of different kinds of barriers in X10 and Java, and examples of deadlocks that arise in such programs. We motivate the design of Armus for the more general mechanism of phasers, which has allowed us to directly apply Armus to handle the different forms of barrier programming and barrier synchronisation patterns in languages like X10 and Java. Since a comprehensive deadlock verification for X10 applications must also consider distributed barrier coordination, we discuss the challenges of distributed deadlock detection and motivate the event-based barrier-dependency state used in Armus. Finally, we discuss how the choice of graph model impacts deadlock verification scalability in various scenarios of barrier applications.

### 2. Barrier Programs and Deadlocks

This section illustrates the use of different kinds of barriers in X10 and Java, and examples of deadlocks that arise in such programs. We motivate the design of Armus for the more general mechanism of phasers, which has allowed us to directly apply Armus to handle the different forms of barrier programming and barrier synchronisation patterns in languages like X10 and Java. Since a comprehensive deadlock verification for X10 applications must also consider distributed barrier coordination, we discuss the challenges of distributed deadlock detection and motivate the event-based barrier-dependency state used in Armus. Finally, we discuss how the choice of graph model impacts deadlock verification scalability in various scenarios of barrier applications.

#### 2.1 Dynamic Barrier Membership Using X10 clocks

Our running example is a simplified parallel 1-dimensional iterative averaging \cite{15}, divided into two stages. The first stage spawns \( \pi \) tasks, in parallel, to work on an array \( a \) of \( \pi+2 \) numbers. Each task is responsible for updating an element with the average of its neighbours, repeatedly over a series of synchronised iterations. After these tasks have finished, a single task then performs the second stage, some final processing on the resulting array values.

Figure \ref{fig:join cyclic} lists an X10 implementation of the running example. The first stage is implemented using a cyclic barrier, represented by the \texttt{clock} created and assigned to \( c \) (an immutable \texttt{val}) on Line\footnote{1} and \texttt{advance}; the \texttt{for} loop starting on Line\footnote{2} spawns \( \pi \) parallel tasks (called \texttt{activities} in X10) using the \texttt{async} statement. All \( \pi \) child tasks are registered (\texttt{clock()} with \( c \)-the parent task is implicitly registered upon clock creation. In the \texttt{async} body of each task \( i \), the inner loop, repeated \( J \) times, reads \( a(i-2) \) and \( a(i+1) \) array values and assigns the average to \( a(i) \). Stepwise looping by these parallel tasks is coordinated using the blocking \texttt{advance} operation on the clock. A task executes an \texttt{advance} by waiting until every
task registered with that clock has done so, and then all tasks may proceed. On Line 8, the tasks synchronise between reading the current values in the \( i \)-th step and writing the new values. Another synchronisation takes place before writing on Line 10 and reading the values in the \( (i+1) \)-th step.

The second stage is implemented using a join barrier. The parent awaits on Line 11 the termination of the \( \tau \) tasks spawned in the body of the function.

**Deadlock verification for dynamic membership**  
Deadlock verification for this example must take into account two properties of barrier semantics: group synchronisation, and dynamic membership. The former capability lets groups of tasks synchronise independently, in contrast with global synchronisation. The verification must identify any transitive dependencies among the participants of different groups through the chosen graph analysis. The latter capability lets tasks register and revoke their membership in a barrier, which may introduce subtle deadlocks such as the one affecting the program in Figure 1. In X10, two operations register a task with \( c \): creating clock \( c \) and \( \text{clocked}(c) \); while \( c.drop() \) revokes the membership with \( c \). The code deadlocks because all of the \( \tau \) tasks are stuck on the first advance, since the registered parent task never calls advance. Armus can monitor the program's execution to detect deadlocks, reporting to the user after the error occurs. A straightforward approach to the deadlock is to insert \( c.drop() \) immediately before Line 11 to break the circular dependency. Alternatively, Armus can perform deadlock avoidance and an exception is raised in Lines 8 and 11 and the tasks become deregistered from clock \( c \).

The X10 language was developed with the goal of simplifying the migration of single-threaded prototype programs to distributed implementations running across, e.g., multiple SMP clusters. Programs refer to each site (e.g., cluster nodes) of the distributed system as places. Any X10 statement may be prefixed with \( \text{at}(p) \) to execute that statement at the site referred by place \( p \) (a value). Clocks work across multiple places, so invoking \( \text{at}(p)\text{clocked}(c) \) spawns a task that runs at place \( p \) registered with a distributed clock \( c \). For instance, let the running example be defined as function example. Statement \( \text{at}(p)\text{async example}() \) executes the running example in a site referenced by \( p \). Similarly, a site can fork and join the execution of the running example across a cluster with the following X10 code, in which every site operates a distinct instance of clock \( c \).

```java
// "Cyclic barrier" phaser
public void run() {
    for (int j = 1; j <= J; j++) {
        i = a[i-1];
        r = a[i+1];
        c.arriveAndAwaitAdvance();
        a[i] = (l + r) / 2;
        c.arriveAndAwaitAdvance();
    }
    c.arriveAndDeregister();b.arriveAndDeregister();
    b.arriveAndAwaitAdvance();
    handle(a);
}
```

Figure 2: The example implemented using Java phasers.

The join barrier is managed by the phaser assigned to \( b \). The integer constructor argument (Line 1) creates the phaser with an initial count of pre-registered tasks for the first phase: here, the count, initialised to \( i \), signifies the registration of the parent task with this phaser. On Line 4 each of the \( \tau \) tasks (threads) is registered with the \( c \)-phaser. Intuitively, a non-negative monotonic integer is assigned to each task, called the local phase, that is incremented when the task arrives at the phaser; the phase is observed when all participants advance their local phase. Analogously to the X10 code, the cyclic barrier synchronisations are thus performed by each task invoking arriveAndAwaitAdvance on the \( c \) on Lines 10 and 12 to arrive at and observe each synchronisation event. The join barrier is managed by the phaser assigned to \( b \). The join synchronisation is achieved by each task \( i \) invoking on Line 14 the non-blocking arriveAndDeregister method on \( b \) when finished, which the parent task observes by arriveAndAwaitAdvance on Line 17. Corresponding to Figure 1 this Java implementation will deadlock at the first \( c \)-phaser synchronisation because the registered parent task does not arrive at this event; the fix is to have the parent task do c.arriveAndDeregister() between Lines 16 and 17. Note that avoiding this deadlock by changing the code to simply not register the parent task with the \( c \)-phaser (i.e., by setting its constructor argument to 0) is not sufficient: in this case, the synchronisations on \( c \) would proceed non-deterministically between already running threads and those that have yet to be started.

Unlike in X10/HJ/MPI, Java phasers lack the information to identify which tasks are participating in a synchronisation, e.g., method Phaser.register does not target a thread. To verify Figure 2 the programmer must insert the code JVM星级酒店 register(c,b) before Line 7. HJ phasers permit tasks to await arbitrary phases, and split-phase synchronisation. The former enables collective producer-consumer synchronisations. The latter (also present in X10 and Java) enables the barrier synchronisation to be conducted over two steps: the task firstly initiates the synchronisation as a non-blocking background operation (i.e., concurrently with the task), and can wait for the operation to conclude at a later point. By designing Armus to support HJ phasers, we subsume deadlock detection for X10 and Java barrier programs under one central abstraction. Works on phasers include synchronisation algorithms [27][37], data-flow programming models [35][36], and OpenMP extensions [38].
Event-based concurrency dependencies  To be able to define the concurrency dependencies between tasks and phasers, state-of-the-art analysis uses information about the blocked tasks and the participants of each phaser. Instead, Armus defines these dependencies by reasoning about synchronisation events in the sense of Lamport logical clocks, a mechanism that can order events by associating a different timestamp (a monotonic integer) per event.

There is a natural representation between a phaser and a logical clock: when tasks synchronise on a phase number \( n \) of a phaser \( p \), each participant observes a synchronisation event that occurred at timestamp \( n \) of the logical clock associated with phaser \( p \). Under this view, blocked tasks \( \text{wait} \) for a specific event to be observed. But since a waiting task cannot arrive at other registered phasers, then waiting tasks also \( \text{impede} \) the observation of events. Thus, any event that a tasks is waiting must \( \text{precede} \) an event the task impedes. A deadlock corresponds to any circular dependencies found in this ordering of events. Our novel representation dramatically improves the scalability of verification for two reasons.

1. Our representation has enough information to generate different graph models (Wait-For Graph and State Graph).
2. When performing distributed verification, the consistency of the dependencies is local to the task. Each site can independently collect the dependencies generated by each of its blocked task, which means that the various sites do not need to agree upon a certain global view, see Section 5.

Graph-based deadlock analysis  Graph-based approaches perform cycle detection on the concurrency dependencies between tasks and synchronisation events. The Wait-For Graph (WFG) only models dependencies between tasks. The State Graph (SG) only models dependencies between synchronisation events. Since the scalability of cycle detection depends on the size of the graph, the ratio between the number of synchronisation events and the number of tasks impacts the best graph model choice. We discuss three scenarios of applications that use barrier synchronisation.

Parallel applications designed following the Single Program Multiple Data (SPMD) programming model share two characteristics: there is a fixed number of tasks and a fixed number of cyclic barriers throughout the whole computation; and the number of tasks is a parameter of the program, but the number of cyclic barriers is not. All of the benchmarks found in Section 6.2 share these characteristics. Scaling an SPMD program usually involves adding more tasks, whilst maintaining the same number of cyclic barriers; hence SG becomes beneficial at a larger scale.

The appropriate graph model for fork/join applications is harder to predict. For instance, in nested fork/join programming models, such as in X10, where join barriers (finishes) are lexically scoped, each task is registered with all join barriers that are enclosing its spawn location, e.g., an X10 task spawned within the scope of three finishes is registered with three join barriers. The case complicates when join barriers are created dynamically in a recursive function call. For instance, languages with futures turn each function call into a join barrier, so it can happen that there are as many join barriers (resources) as there are tasks. In general, it is not possible to statically predict the ratio between resources and tasks in fork/join (and future) applications.

Java and X10 include multiple barrier abstractions to let applications choose from different programming models. Recent proposals of abstractions that use barrier synchronisation, in the context of X10 programming, make the case difficult for a fixed graph representation (be it the WFG or the SG). Atkins et al. design and implement clocked variables \( \text{clocked variables} \) that mediate the access of shared memory cells with barrier synchronisation in the context of X10. We benchmark three parallel algorithms that use clocked variables in Section 6.3 and the average edge count of each is different: in SE

```plaintext
1. \( p_0 = \text{newPhaser}() \);  
2. \( p_0 = \text{newPhaser}() \);  
3. loop  
4. \( t = \text{newTid}(); \)  
5. \( \text{reg}(p_0, 0); \text{reg}(p_0, t); \)  
6. fork()  
7. loop  
8. skip;  
9. \( \text{adv}(p_0); \text{await}(p_0); // \text{Cyclic barrier steps} \)  
10. skip;  
11. \( \text{adv}(p_0); \text{await}(p_0); \)  
12. end;  
13. \( \text{dereg}(p_0); \)  
14. \( \text{dereg}(p_0); // \text{Notify finish} \)  
15. end;  
16. end;  
17. \( \text{adv}(p_0); \text{await}(p_0); // \text{Join barrier step} \)  
18. skip;  
19. end
```

Figure 3: PL: for the example in Figure 1, the edge count is similar between WFG and the SG; in FT the SG is on average twice as small; and in FT the average edge count of the WFG is ten times as small. Additionally, in the context of HJ, Shirako et al. propose using phasers for point-to-point synchronisation \( \text{WFG} \), so we expect the WFG to be more beneficial, and for the implementation of parallel reduction operations \( \text{SG} \) that should favour the SG model.

3. PL: A Core Phaser-based Language for General Barrier Synchronisations

This section introduces the syntax and semantics of a core language (PL) that abstracts user-level programs with barriers. The verification requires the state of the phaser data structure, and the set of blocked tasks to characterise a deadlock. The formalisation serves two purposes: defines the required information to characterise a deadlock, and precisely the operations that change this information. Since our runtime verification works by sampling the state of phasers and blocked tasks, the analysis is oblivious to control flow mechanisms. Thus, language constructs that do not affect barrier synchronisation, like data manipulation, are left out or simplified, e.g., the loop.

Phasers  We first formalise the semantics of phasers in one predicate and three operations. Let \( P \) denote a phaser that maps task names \( t \in T \) into local phases \( n \in N \). Predicate \( \text{await}(P, n) \), used by tasks to observe a phaser, holds if every member of the phaser has a local phase of at least \( n \).

\[ \forall t \in \text{dom}(P): P(t) \geq n \implies \text{await}(P, n) \]

We define the operational semantics for phasers in Figure 2. Three operations \( \varnothing \) mutates a phaser: \( \text{reg}(t, n) \) adds a new member task \( t \) whose local phase is \( n \); \( \text{dereg}(t) \) revokes the membership of \( t \); and \( \text{adv}(t) \) increments the local phase of \( t \).

Let \( M \) map phaser names \( p \in P \) to phasers, used to represent all phasers in the system. There are two operators \( o \) over phaser maps: \( p := P \) that creates a phaser \( P \) named \( p \), and \( p \varnothing \) that manipulates the phaser named \( p \).

Syntax  PL abstracts a user-level program as an instruction sequence \( s \) defined with instructions \( c \), generated by the grammar:

\[ s ::= c; s \mid \text{end} \]

\[ c ::= t = \text{newTid}() \mid \text{fork}(t) s \mid p = \text{newPhaser}() \mid \text{reg}(t, p) \mid \text{dereg}(p) \mid \text{adv}(p) \mid \text{await}(p) \mid \text{loop} s \mid \text{skip} \]

We explain the syntax and its informal semantics by giving, in Figure 3, the PL representation of the running example, from
Figure 4. Launching a task encompasses two instructions: create task name \( t \) with \( \text{newPhaser} \) (Line 2), and then \( \text{fork} \) a task \( t \) whose body is an instruction sequence \( s \) (Lines 3 and 4). On task membership we have: \( \text{newPhaser} \) that creates a phaser and registers the current task at phase zero; \( \text{reg} \) that registers task \( t \) with a phaser \( p \) (the registered task in the parameter inherits the phase number of the current task); and \( \text{dereg} \) that deregisters the current task from phaser \( p \). In our example the driver task creates a join barrier \( p_0 \) in Line 2 registers worker tasks \( t \) with \( p_0 \) in Line 3 which deregister from it to signal task termination in Line 4. For synchronisation we have phase advance with instruction \( \text{adv} \), and \( \text{await} \) to wait for the phase the current task is registered with. While averaging the array each task advances its phase and then awaits the others to do the same in Lines 5 and 6.

Finally, regarding control flow we have \( \text{skip} \) that does nothing (used to represents data-related operations), and \( \text{loop} \) that unfolds its body an arbitrary number of times (possibly zero), capturing while-loops, for-loops, and conditional branches. In Lines 8 and 9, we abstract the reading and writing to shared memory with the \( \text{skip} \). In Lines 10 to 12 we abstract the for-loop to span tasks, and in Lines 13 to 14 we abstract the for-loop to average the array.

**PL semantics** We define the operational semantics for PL in **Instructions** and **States** in Figure 4. The rules for instruction sequences (\( \text{skip} \) and \( \text{loop} \)) are standard. A state \( S := (M, T) \) of the system pairs phaser maps \( M \) with task maps \( T \). A task map \( T := \{t_1, \ldots, t_n : s_1, \ldots, s_m\} \) captures the state of the running tasks: it relates task \( t_i \) to instruction sequence \( s_i \). Given any map, say \( X \), we write \( \text{dom}(X) \) for the domain of \( X \). When \( \text{dom}(X) \cap \text{dom}(Y) = \emptyset \), we write \( X \cup Y \) for the disjoint union of \( X \) and \( Y \). In the context of dynamic verification, the semantics of PL plays two roles. First, with rule [sync] we can define the notion of blocked tasks, which allows us to characterise deadlocked states and establish the results in Section 4.3. Second, the remaining rules serve as a specification of how to maintain the status of phasers when verifying X10 and Java applications, see Section 5.3.

**Deadlocks** We define a deadlock state (Definition 3.2) based on a totally deadlocked state (Definition 3.1). A totally deadlocked state occurs when every task is blocked on a phaser and because of a task from that state.

**Definition 3.1** (Totally deadlocked state). A state \( (M, T) \) is totally deadlocked if, and only if, \( T \neq \emptyset \), and for all \( t \in \text{dom}(T) \) we have that \( T(t) = \text{await}(p); s \), \( M(p)(t) = n \), and there is a task \( t' \in \text{dom}(T) \) where \( M(p)(t') < n \).

If we augment a totally deadlocked state with tasks that are not blocked on a phaser, then the state becomes deadlocked, as these extra tasks can still reduce.

**Definition 3.2** (Deadlocked state). State \( (M, T' \cup T) \) is deadlocked on task map \( T \) if, and only if, state \( (M, T) \) is totally deadlocked.

4. Deadlock Verification Algorithm

We adopt the classical notion of resource \cite{18} to a phase in PL and use two alternative graph models to analyse concurrency constraints: Wait-For Graph \cite{20} (WFG) and the State Graph \cite{18} (SG).

The algorithm consists of three steps. First, by abstracting a PL state as a resource-dependency state, which expresses the dependencies between tasks and resources. Second, by translating this resource-dependency state into a WFG, or a SG. Third, by applying the standard cycle detection on the resulting graph.

**Phasers**

- \( \exists t': P(t') \leq n \)
- \( P \downarrow \text{reg}(t', n) \rightarrow P \downarrow \{t; n\} \) [reg]
- \( M \downarrow \{p: P'\} \rightarrow M \uparrow \{p: P\} \) [new-p]
- \( M \downarrow \{p: P\} \) [new-t]
- \( t'' \notin \text{fv}(s) \) [new-t]
- \( M \uparrow \{t: \text{newPhaser}(t); s\} \rightarrow (M', T \uparrow \{t: s[p/q]\}) \) [new-ph]
- \( M(p)(t) = n \rightarrow M \downarrow \{t: \text{reg}(t, p); s\} \rightarrow M' \) [reg]
- \( M \downarrow \{t: \text{dereg}(t); s\} \rightarrow (M', T \uparrow \{t; s\}) \) [dereg]
- \( M \downarrow \{t: \text{reg}(t, p); s\} \rightarrow (M', T \uparrow \{t; s\}) \) [new-p]
- \( M(p)(t) = n \rightarrow \text{await}(p, n) \) [sync]
- \( M \uparrow \{t: \text{await}(p); s\} \rightarrow (M', T \uparrow \{t; s\}) \) [c-flow]

**Figure 4:** Operational semantics of PL.

4.1 Resource-dependency State Construction

A resource-dependency state \( D \) consists of a pair \((I, W)\). The map of impeding tasks \( I \) maps resources to the set of tasks names that impede synchronisation; in the case of barriers this set denotes the tasks that have not arrived at the barrier. The map of waiting resources \( W \) maps task names to the set of resources the task is blocked on. In PL, tasks can only await on a single phaser so we get singleton sets.

**Example 4.1** (Resource dependency). Consider the deadlocked state \((M_1, T_1)\) defined below, derived from the running example considering \( I \) to be 3. Tasks \( t_1, t_2, t_3 \) and \( t_3 \) are the worker tasks blocked at the cyclic barrier \( p_0 \). Driver task \( t_4 \) is at the join barrier \( p_0 \).

\[
M_1 = \{p_0: \{t_1: 1, t_2: 1, t_3: 1, t_4: 0\}, p_1: \{t_1: 0, t_2: 0, t_3: 0, t_4: 1\}\},
\]

\[
T_1 = \{t_1: \text{await}(p_0); s_1, t_2: \text{await}(p_0); s_2,
\]

\[
t_3: \text{await}(p_0); s_3, t_4: \text{await}(p_0); s_4\}
\]
To construct a resource-dependency $(I_1, W_1)$ from $(M_1, T_1)$ we look into the tasks, to identify the resources. Let resource $r_1$ represent awaiting on phaser $p_1$ at phase 1 and resource $r_2$ represent awaiting on phaser $p_0$ at phase 1. Hence,

$$W_1 = \{t_1 : \{r_1\}, t_2 : \{r_1\}, t_3 : \{r_1\}, t_4 : \{r_2\}\}$$

To construct the structure of impeding tasks we inspect the phaser map according to each resource ($r_1$ and $r_2$). Task $t_3$ impedes any task blocked on resource $r_1$ (phaser $p_0$ at phase 1). Similarly, tasks $t_1$, $t_2$, and $t_3$ impede task $t_4$ via resource $r_2$ (phaser $p_0$ at phase 1), since the former are registered with a phase below 1.

$$I_1 = \{t_1 : \{t_1\}, t_2 : \{t_1, t_2, t_3\}\}$$

Below we define this notion: let $res$ be a bijective function that maps resources $r$ to pairs of phaser names and naturals (the phase).

**Definition 4.1** (Resource-dependency). Let $ϕ$ be a function from states into resource-dependencies, where $ϕ(M, T) = (I, W)$ is defined as:

$$W \overset{\text{def}}{=} \{t : \{res(p, n)\} | \forall t ∈ T : T(t) = \text{await}(p) ; s$$

$$∧ M(p)(t) = n\}$$

$$I \overset{\text{def}}{=} \{res(p, n) : R | \forall t' ∈ T : T(t') = \text{await}(p) ; s$$

$$∧ M(p)(t') = n\}$$

where $R = \{t | \forall t ∈ T : M(p)(t) < n\}$

By Definition 4.1 we have that $ϕ(M_1, T_1) = (I_1, W_1)$. We can view a resource-dependency as a graph by simply considering nodes to be tasks and resources, and use $W$ and $I$ to create the edges. The General Resource Graph (GRG) models dependencies between tasks and resources. For each task $t_1$ that waits on a resource $r_1$, that is $r_1 ∈ W(t_1)$, then we have an edge $(t_1, r_1)$. For each resource $r_1$ that impedes task $t_4$, that is $t_4 ∈ I(r_1)$, then we have an edge $(r_1, t_4)$. Figure 5a depicts the GRG for resource-dependency $(I_1, W_1)$.

WFG and SG can be obtained from a GRG by simple edge contraction. We give an intuition on the construction of the WFG and of the SG. The WFG is task-centric, so an edge $(t_1, t_4)$ represents that task $t_1$ waits for task $t_4$ to synchronise, meaning that there exists a resource $r_1$ such that $r_1 ∈ W(t_1)$ and $t_4 ∈ I(r_1)$. Figure 5b illustrates the WFG for resource-dependency $(I_1, W_1)$. The SG is resource-centric, so an edge $(r_1, t_2)$ represents that resource $r_1$ impedes any task from synchronising via resource $r_2$, meaning that there exists a task $t_4$ such that $r_1 ∈ W(t_4)$ and $t_4 ∈ I(r_2)$. Figure 5c depicts the SG for resource-dependency $(I_1, W_1)$.

**4.2 WFG and SG Construction**

Graph analysis is the last step of verification. The resource-dependency state serves as a general representation of concurrency constraints, translatable to WFG and to SG.

First, some notions about graph theory [6]. A (directed) graph $G = (V, E)$ consists of a nonempty finite set of vertices $V$ (where $r ∈ V$), and of a finite set of edges $E$ (where $e ∈ E$). An edge $e = (r, r')$ is directed from the head $r$ to the tail $r'$.

Graph $(V, E)$ is a subgraph of graph $(V', E')$ if (i) $V ⊂ V'$, (ii) $E ∈ E'$, and (iii) $\forall (r, r') ∈ E \rightarrow (r, r') ∈ E'$.

A walk $w$ on $(V, E)$ is an alternating sequence $r_1, \ldots, r_n, r_{n+1}$ of vertices $r_i ∈ V$ such that $n > 1$ and $(r_i, r_{i+1}) ∈ E$ for $i = 1, \ldots, n - 1$. We may specify the first and last vertices of a walk by saying a $r-r'$ walk, for the walk $r \cdots r'$. A cycle is a walk $r \cdots r$ where $r = r'$. We may specify the first and last vertex of a cycle by saying a $r-r'$ cycle, for the cycle $r \cdots r$. The length of a walk corresponds to the number of its edges. We say that $r ∈ w$ if, and only if, $w = r_1, \ldots, r_n$ and there exists a $r_1$ such that $r = r_1$ and $1 ≤ i ≤ n$. We say that $(r, r') ∈ w$ if, and only if, $w = r_1, \ldots, r_n$ and there exists a $r_i$ and $r_{i+1}$ such that $r = r_i$, $r' = r_{i+1}$, and $1 ≤ i < n$.

The in-degree $i$ of a vertex $r$ counts the number of edges whose tail is $r$. The out-degree $o$ of a vertex $r$ counts the number of edges whose head is $r$. We say that vertex $r'$ is reachable from $r$, or vertex $r$ reaches $r'$, if there exists a $r-r'$ walk on graph $G$.

Next we formalise the notions of constructing a WFG and an SG from a resource-dependency.

**Definition 4.2** (WFG construction). Let $wfg$ be a function from resource-dependencies into WFG’s:

$$wfg (I, W) \overset{\text{def}}{=} (T, \{(t_1, t_2) | \forall t_1, t_2 : r ∈ W(t_1) \land t_2 ∈ I(r)\})$$

Formula $wfg (I_1, W_1)$ yields the graph in Figure 5a.

**Definition 4.3** (SG construction). Let $sg$ be a function from resource-dependencies into SG’s:

$$sg (I, W) \overset{\text{def}}{=} (R, \{(r_1, r_2) | \forall r_1, r_2 : t ∈ I(r_1) \land r_2 ∈ W(t)\})$$

We apply Definition 4.3 and get the graph in Figure 5c.

To prove the equivalence in finding a cycle in the WFG and finding a cycle in the SG, we define the GRG, that bridges the WFG and the SG.

**Definition 4.4** (GRG construction). Let $grg$ be a function from resource-dependencies into GRG’s:

$$grg (I, W) \overset{\text{def}}{=} (R ∪ T, \{(t, r) | \forall t, r : r ∈ W(t)\}$$

$$\cup \{(r, t) | \forall t, r : t ∈ I(r)\})$$

Formula $grg (I_1, W_1)$ yields the graph in Figure 5b.

To prove the correctness of the Deadlock Verification Algorithm

The correctness of the verification algorithm requires three theorems: equivalence, soundness, and completeness. The first theorem shows that whenever there is a cycle in the WFG, there is a cycle in the SG, and vice versa. The second and third theorems state soundness and completeness of the deadlock verification. Soundness means that a cycle detection based on a WFG corresponds to a deadlocked PL state; completeness means that every deadlocked state yields a WFG with a cycle.

We motivate the importance of selecting from alternative graph models by discussing various synchronisation scenarios. To this end we introduce the complexity of graph analysis with the WFG and with the SG. We conclude the section by establishing the main results of our paper.
Proposition 4.2 (Complexity). Given a resource dependency state \((I, W)\), a cycle detection based on WFG is \(O(|W|^2 + |W|)\), while a cycle detection based on SG is \(O(|I|^2 + |I|)\).

Proof. A cycle detection in a graph has a complexity of \(O(e + v)\) \([40]\), for a graph with \(e\) edges and \(v\) vertices. We know that \(6\) for any graph \(e \leq v^2\), thus we can simplify the complexity to \(O(v^2)\). Since the WFG vertices are tasks, a deadlock verification that uses a WFG over a resource-dependency state with \(|W|\) tasks has a complexity of \(O(|W|^2 + |W|)\). Similarly, for the SG, we have \(O(|I|^2 + |I|)\).

4.4 Equivalence Theorem

We prove the equivalence in finding a cycle in the WFG and finding a cycle in the SG. For this purpose, we use the GRG, which bridges the WFG and the SG.

Lemma 4.5. \(ts_1t_2\) is a walk on \(wfg(D)\) if, and only if, there exists a resource \(r\) such that \(t_1s_1t_2\) is a walk on \(grg(D)\).

Proof. See Appendix\([\star]\) \(\blacksquare\)

Lemma 4.6. \(r_1r_2\) is a walk on \(sg(D)\) if, and only if, there exists a task \(s\) such that \(r_1s_1r_2\) is a walk on \(grg(D)\).

Proof. The proof is analogous to that of Lemma 4.5 \(\blacksquare\)

Lemma 4.7. If \(w = t_1 \cdots t_n\) is a positive length on \(wfg(D)\) and \(1 < k < n\), then there exists a walk \(w' = r_1 \cdots r_k\) on \(sg(D)\) such that for all \(i\) where \(1 \leq i \leq k\) we have \(t_1r_1t_2\) is a walk on \(grg(D)\).

Proof. By induction on \(k\). See Appendix\([\star]\) \(\blacksquare\)

Theorem 4.8. There exists a cycle \(w\) on graph \(wfg(D)\) if, and only if, there exists a cycle \(w'\) on graph \(sg(D)\).

Proof. \((\implies)\) The proof follows by case analysis on the length of \(w\).

Case length is 1 where \(w = t_1t_2\). Applying Lemma 4.5 to \(t_1t_2\) yields that there exists a resource \(r\) such that \(trt\) is a walk on \(grg(D)\). Since we have \(trt\) is a walk on \(grg(D)\) and \(trt\) is a walk on \(grg(D)\), then \(trt\) is also a walk on \(grg(D)\). Thus, from Lemma 4.6, we get that \(rr\) is a walk on \(sg(D)\) and a cycle.

Case length is 2 where \(w = t_1t_2t_3\). Applying Lemma 4.6 to \(t_1t_2\) yields that there exists a resource \(r_1\) such that \(t_1r_1t_2\) is a walk on \(grg(D)\). Similarly, applying Lemma 4.6 to \(t_2t_3\) yields that there exists a resource \(r_2\) such that \(t_2r_2t_3\) is a walk on \(grg(D)\).

From (i) and (ii) we get that (iii) \(r_1r_2t_2\) and (iv) \(r_2t_3r_1\). From Lemma 4.6, we get that \(r_1r_2t_2\) and \(r_2t_3r_1\) are walks on \(sg(D)\), and therefore \(r_1r_2r_3\) is a cycle on \(sg(D)\).

Case length is greater than 2 where \(w = t_1 \cdots t_n t_{n+1} t_1\) and \(n \geq 2\). Applying Lemma 4.7 to \(t_1 \cdots t_n t_{n+1} t_1\), we get that \(r_1 \cdots r_n\) on \(sg(D)\) such that (i) for all \(i\) where \(1 \leq i \leq n\) we have \(t_1r_1t_2\) is a walk on \(grg(D)\). Since \(t_1 \cdots t_n t_{n+1}\) is a walk on \(wfg(D)\), thus from (i) we get that (i) \(t_1r_1t_2\) and (ii) \(t_2r_2t_3\) are walks on \(grg(D)\). From \(t_1 \cdots t_{n+1}\) is a walk on \(wfg(D)\), we get that \(t_{n+1}t_1\) is a walk on \(wfg(D)\) and from Lemma 4.6, we get that there exists a resource \(r\) such that \((iv) t_{n+1}r_{n+1}\) is a walk on \(grg(D)\).

From (iii) \(t_n r_n t_{n+1}\) and (iv) \(t_{n+1}r_{n+1}\), we get that \(r_n t_{n+1}\) is a walk on \(grg(D)\) and from Lemma 4.6, we get that \(r_n t_{n+1}\) is a walk on \(sg(D)\).

From (v) \(t_{n+1}r_{n+1}\) and (ii) \(t_1r_1t_2\), we get that \(r_n t_{n+1}\) is a walk on \(grg(D)\). Applying Lemma 4.6 to the latter, yields that (vi) \(r_n t_{n+1}\) is a walk on \(sg(D)\).

Finally, since (vi) \(r_n t_{n+1}\), (v) \(r_n r\), and \(r_1 \cdots r_n\) are walks on \(sg(D)\), we get \(r_1 \cdots r_2 r\) is a walk on \(sg(D)\) and a cycle.

The proof for (\(\implies\)) is analogous.

4.5 Soundness

The two crucial properties of our deadlock detection algorithm are: soundness (Theorem 4.10), where finding a cycle in the SG corresponds to a deadlocked state; and completeness (Theorem 4.15), where the SG of any deadlocked state contains a cycle. We first prove soundness.

The relationship between a blocked task in a state and an edge in a WFG graph is fundamental for the results we establish in this section.

Lemma 4.9. Let \(\varphi(M, T) = (I, W), wfg(D) = (V, E)\), \(\text{res}(p, n) = r\). We have that \((t_1, t_2) \in E\) if, and only if, \(T(t_1) = \text{await}(p); s\), \(M(p)(t_1) = n\), and \(M(p)(t_2) < n\).

Proof. See Appendix\([\star]\) \(\blacksquare\)

Theorem 4.10 (Soundness). If \(w\) is closed on \(wfg(\varphi(M, T))\) with a positive length, then there exists task map \(T'\) and \(T''\) such that \(T = T' \uplus T''\), \(dom(T') = \{t \mid \forall t \in w\}, \text{state}(M, T') = \text{deadlocked on} T''\).

Proof. Let \(wfg(\varphi(M, T)) = (V, E)\) and \(X = \{t_1 : t_2 \mid \forall (t_1, t_2) \in w\}\) (1)

First, we show \(wfg(D) \subseteq \text{dom}(T)\). Let \(t_1 \in \text{dom}(X)\), we need to show that \(t_1 \in \text{dom}(T)\). If \(X(t_1) = t_2\), then by Equation (1) \((t_1, t_2) \in w\) and therefore \(t_1, t_2 \in E\). Thus, by Lemma 4.9, \(T(t_1) = \text{await}(p) ; s\), and \(M(p)(t_1) = n\).

Now that we showed \(wfg(D) \subseteq \text{dom}(T)\), then let \(T = T_1 \uplus T_2\) s.t. \(\text{dom}(T_1) = \text{dom}(X)\). We have that \(T_1 \neq \emptyset\), since the length of \(w\) is \(|\text{dom}(X)| > 0\). Second, we prove that \((M, T_1)\) is totally deadlocked. By Definition 3.1, for any task \(t_1 \in \text{dom}(T_1)\), we need to show (1) \(T_1(t_1) = \text{await}(p) ; s\) and (2) \(t_1 \in \text{task s.t.} M(p)(t_2) < n\).

Finally, applying Definition 3.2 to \((M, T_1)\) is totally deadlocked, yields that \((M, T_1 \uplus T_2)\) is deadlocked on \(T_1\).

4.6 Completeness

The intuition behind the proof of completeness can be divided into two parts. First, by showing that any totally deadlocked state has a cycle. Second, by establishing the subgraph relation between a totally deadlocked state and a cycle.

It is easy to see that any totally deadlocked task \(s\) has a positive out-degree.

Lemma 4.11. Let \((V, E) = \text{wfg}(\varphi(S))\). If \(S\) is totally deadlocked and \(t \in V\), then \(t\) has a positive out-degree.

Proof. Let \(S = (M, B)\). By Definition 3.1, there exists a task \(s\) such that \(T(s) = \text{await}(p) ; s\) and there is a task \(t' \in \text{dom}(T)\) where \(M(p)(t') < n\). From Lemma 4.9, we get that \((t, t') \in E\) and \(t\) has a positive out-degree. \(\blacksquare\)
A graph in which all vertices have a positive out-degree is cyclic.

**Lemma 4.12.** Let \( G = \text{wfg}(\varphi(S)) \). If \( S \) is totally deadlocked, then there exists a cycle \( w \) on \( G \).

**Proof.** Let \( G = (V,E) \). Applying Lemma 4.11 to the hypothesis yields that every vertex has a positive out-degree. Hence, by the contrapositive of Proposition 4.2, \((V,E)\) has a cycle \( w \).

Next, is an auxiliary lemma to establish the subgraph relationship between WFG’s.

**Lemma 4.13.** For all \( t \in \text{dom}(T) \), we have that \( \text{wfg}(\varphi(M,T)) \) is a subgraph of graph \( \text{wfg}(\varphi(M,T \cup \{t: s\})) \).

**Proof.** We use Lemma 4.9. See Appendix A.

**Lemma 4.14.** Graph \( \text{wfg}(\varphi(M,T)) \) is a subgraph of graph \( \text{wfg}(\varphi(M,T \cup T')) \).

**Proof.** The proof follows by induction on the structure of \( T' \) and uses Lemma 4.13. See Appendix A.

Finally, we can establish the completeness theorem.

**Theorem 4.15 (Completeness).** If state \( S \) is deadlocked on \( T \) and \( t \in \text{dom}(T) \), then there exists a \( t' \)-cycle on \( \text{wfg}(\varphi(S)) \) such that \( t' \) is reachable from \( t \).

**Proof.** By Definition 3.2, we have that \( S = (M, T \cup T') \) and that \((M,T)\) is totally deadlocked. Let \((V_1, E_1) = \text{wfg}(\varphi(S))\). Let \((V_2, E_2)\) be the subgraph of \((V_1, E_1)\) of all vertices reachable from \( t \). It is easy to see that \( V_2 \) is nonempty. From Definition 3.1, there is a task \( t'' \in \text{dom}(T) \) such that \( M(p)(t'') < n \). Applying Lemma 4.11, \( T(t) = \text{wait}(p)\), \( s \in M(T) \), and \( M(p)(t'') < n \), we get that \( (t'' T) \), \( t'' \in V_2 \), and \( t'' \in E_2 \).

We have that every \( V_2 \subseteq \text{dom}(T) \). Let \( T_2 = \{ T(t) \ | t \in \text{dom}(V_2) \} \). We show that \( T_2 \) is totally deadlocked. For that it is enough to pick \( t_1 \in V_2 \) and show that (i) \( T_2(t_1) = \text{wait}(p)\), (ii) \( M(p)(t_1) = n \), and that there exists a task \( t_2 \) where (iii) \( t_2 \in \text{dom}(T_2) \) and (iv) \( M(p)(t_2) < n \). Since \( t_1 \in \text{dom}(T) \) and \((M,T)\) is totally deadlocked, then by Definition 3.1, \( T_1(t_1) = \text{wait}(p)\). (ii) \( M(p)(t_1) = n \), and there exists a task \( t_2 \) such that \( t_2 \in \text{dom}(T) \) and \( M(p)(t_2) < n \). Given that \( T_1(t_1) = T_2(t_2) \), then (iii) \( t_2 \in \text{dom}(T_2) \). We still need to show (i). Applying Lemma 4.9 to \( T_2(t_1) = \text{wait}(p) \), (ii) \( M(p)(t_1) = n \), and (iii) \( t_2 \in \text{dom}(T_2) \) and (iv) \( M(p)(t_2) < n \). From Lemma 4.12 and totally deadlocked state \((M,T_2)\), we get that there exists a \( t' \)-cycle on graph \( \text{wfg}(\varphi(M,T_2)) \). By definition, we also know that any \( t' \) is reachable from \( t \). We apply Lemma 4.14 and obtain that \( \text{wfg}(\varphi(M,T_2)) \) is a subgraph of \( \text{wfg}(\varphi(M,T' \cup T)) \), hence we have \( w \) on \( \text{wfg}(\varphi(M,T' \cup T)) \).

5. The Armus Tool

The architecture of Armus is divided into two layers: the application layer generates concurrency constraints for each task, and the verification layer that manages the resource-dependency state and checks for deadlocks. The application layer is specific to each language we check.

Our verification algorithm can be used to avoid and to detect deadlocks. In the former, Armus checks for deadlocks before the task blocks and interrupts the blocking operation with an exception if the deadlock is found. The programmer can treat the exceptional situation to develop applications resilient to deadlocks. In the latter, verification is performed periodically and can only report already existing deadlocks, with the benefit of a lower performance overhead.

5.1 Resource-dependency Deadlock Verification Library

Armus’ deadlock verification library implements the theory described in Section 4.2. The main features of the library are (i) a deadlock detection algorithm that is fault-tolerant and distributed; and (ii) a scalable deadlock verification technique (i.e., the adaptive graph representation).

Essentially, whenever a task of the program blocks the application layer invokes the verification library by producing its blocked status: a set of waiting \( W(t) \) and set of impeding resources \( \{r | \forall r: t \in I(r)\} \). The library is divided into two services: an implementation of the resource-dependencies; and the deadlock checker that analyses the resource-dependencies for deadlocks, using Definition 4.2 and Definition 4.3. Maintaining the blocked status is more frequent than checking for deadlocks, so the resource-dependencies are rearranged per task to optimise updates. The deadlock checker internally transforms the dependencies into a graph and then performs cycle detection with JGraphT [13].

The verification library provides two graph selection modes: fixed or automatic. In the former, the verification always uses the same graph model. State-of-the-art tools are fixed to the WFG model. In the automatic mode, the verification library selects the graph model according to the ratio between blocked tasks and registered phasers. This means that the graph model used for cycle detection can change over time.

We briefly describe the implementation of each mode. In the fixed to WFG mode (see Definition 4.2), the algorithm iterates over a copy of the blocked tasks twice. First, uses the impeding resource of each blocked task to construct map \( I \). Second, generates a WFG-edge from each waiting resource \( r \) to each task in \( I(r) \). In the fixed to SG mode (see Definition 4.3), it iterates over each blocked task (available in the resource-dependencies) and generates an SG-edge from each waiting resource to each blocked resource. The adaptive mode tries to build an SG first; if during the construction of the SG it reaches a size threshold, then it builds a WFG instead.

The size threshold is reached if at any time there are more SG-edges than twice the number of tasks processed thus far. The value of the threshold was obtained based on experiments on the available benchmarks.

5.2 Distributed Deadlock Detection

Armus adapts the traditional one-phase deadlock detection [21] to barrier synchronisation and introduces support for fault tolerance. A distributed program is composed of various sites that communicate among each other, each runs an instance of Armus that has remote access to a global resource-dependency (implemented as a data store server Redis [31]). The various instances of Armus periodically update a disjoint portion of the global resource-dependency with the contents of their local resource-dependencies. The deadlock checker requires a global view of the system, so it operates on the blocked status of the global resource-dependency.

There are two differences with reference to the original algorithm in [21]. Armus uses logical clocks to represent barrier synchronisations and maintain global data consistency; the original algorithm requires vector clocks to represent lock synchronisations. For fault-tolerance concerns, the global status of Armus is maintained in a dedicated server, and all sites check for deadlocks. In contrast, in [21] there is a designated control site that collects the global status and performs graph analysis. Our benchmarks, in Section 6.2, show that the verification overhead has a negligible impact for 64 tasks.

The verification algorithm is fault-tolerant, since it continues executing despite (i) site-failures and (ii) data store-failures. Such
feature is of special interest for checking fault-tolerant applications, like Resilient X10 [9]. The algorithm resists (i) because the deadlock checker executes at each site and does not depend on the cooperation of other sites to function. The algorithm resists (ii) because Redis itself is fault-tolerant.

5.3 Verifying Barrier Deadlocks in X10 and in Java

We present two verification applications to check for barrier deadlocks: JArmus for Java programs and Armus-X10 for X10 programs. These tools work by "weaving" the verification into programs. The input is a compiled program to be verified (Java bytecode); the output is a verified program (Java bytecode) that includes dynamic checks for deadlock verification. JArmus and Armus-X10 layers implement the resource-dependency construction from Section 4.7.

JArmus and Armus-X10 share the same usage and design. The implementation of each of these verification tools is divided into two components: the resource mapper and the task observer. The resource mapper converts synchronisation events to resources. The task observer intercepts blocking calls to inform Armus that the current task is blocked with a set of resource edges.

Armus-X10 Armus-X10 can verify any program written in X10 that uses: clocks, finishes, and the SPMDBarrier; the tool can verify distributed applications. Unlike in Java, automatic instrumentation is possible. The X10 runtime provides information about the registered clocks and registered finishes of a given task, which is required to construct the concurrency dependencies of each task. X10 can be compiled to Java bytecode, called Managed X10, and to machine code, called Native X10. Currently, our application only supports Managed X10.

JArmus JArmus supports CountDownLatch, CyclicBarrier, Phaser, and ReentrantLock class operations of the standard Java API. Unlike in X10 and HJ, the relationship between the participants of barrier synchronisation and tasks in Java is left implicit. For example, when using a CyclicBarrier the programmer declares the number of participants and then shares the object with those many tasks, but it is not specified which tasks participate in the synchronisation. This missing information, which the Armus analysis requires, is also necessary to extend the Java implementation of phasers to support the full range of features in the original phaser semantics [34]. For instance, only by knowing exactly which tasks are participants can phasers allow some tasks to advance without waiting. Since JArmus has no way of reconstructing this information for the CountDownLatch, CyclicBarrier, and Phaser classes, then the programmer must annotate its code to supply the barriers each task is registered with. Each task, upon starting up, must invoke JArmus.register(b) per barrier b it uses (similarly to the X10 clocked). Instances of the class ReentrantLock do not require annotations.

6. Evaluation

The aim of the evaluation process is to (1) ascertain whether the performance impact of Armus scales with the increase in the number of tasks, (2) evaluate the performance overhead of distributed deadlock detection, and (3) compare execution impact the SG with the WFG and with adaptive approach.

The hardware used to run the benchmarks has four AMD Opteron 6376 processors, each with 16 cores, making a total of 64 cores. There are 64 GB of available RAM. The operating system used is Ubuntu 13.10. For the languages, we used Java build 1.8.0_05-b13, and X10 version 2.4.3. For compiling and running we used the defaults flags with no additional parameters, except in the case of the NPB suite that is compiled with -O.

<table>
<thead>
<tr>
<th>Threads</th>
<th>2</th>
<th>4</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
</tr>
</thead>
<tbody>
<tr>
<td>BT</td>
<td>3%</td>
<td>-4%</td>
<td>0%</td>
<td>-5%</td>
<td>0%</td>
<td>7%</td>
</tr>
<tr>
<td>CG</td>
<td>7%</td>
<td>0%</td>
<td>7%</td>
<td>15%</td>
<td>12%</td>
<td>9%</td>
</tr>
<tr>
<td>FT</td>
<td>1%</td>
<td>0%</td>
<td>-1%</td>
<td>-7%</td>
<td>0%</td>
<td>0%</td>
</tr>
<tr>
<td>MG</td>
<td>-5%</td>
<td>0%</td>
<td>0%</td>
<td>0%</td>
<td>11%</td>
<td>13%</td>
</tr>
<tr>
<td>RT</td>
<td>-4%</td>
<td>0%</td>
<td>0%</td>
<td>0%</td>
<td>0%</td>
<td>8%</td>
</tr>
<tr>
<td>SP</td>
<td>-1%</td>
<td>4%</td>
<td>4%</td>
<td>2%</td>
<td>0%</td>
<td>0%</td>
</tr>
</tbody>
</table>

Table 1: Relative execution overhead in detection mode.

<table>
<thead>
<tr>
<th>Threads</th>
<th>2</th>
<th>4</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
</tr>
</thead>
<tbody>
<tr>
<td>BT</td>
<td>5%</td>
<td>0%</td>
<td>0%</td>
<td>0%</td>
<td>11%</td>
<td>8%</td>
</tr>
<tr>
<td>CG</td>
<td>0%</td>
<td>9%</td>
<td>20%</td>
<td>34%</td>
<td>46%</td>
<td>50%</td>
</tr>
<tr>
<td>FT</td>
<td>1%</td>
<td>4%</td>
<td>0%</td>
<td>0%</td>
<td>7%</td>
<td>25%</td>
</tr>
<tr>
<td>MG</td>
<td>8%</td>
<td>7%</td>
<td>21%</td>
<td>27%</td>
<td>27%</td>
<td>30%</td>
</tr>
<tr>
<td>RT</td>
<td>-5%</td>
<td>0%</td>
<td>0%</td>
<td>0%</td>
<td>5%</td>
<td>16%</td>
</tr>
<tr>
<td>SP</td>
<td>2%</td>
<td>9%</td>
<td>8%</td>
<td>22%</td>
<td>28%</td>
<td>0%</td>
</tr>
</tbody>
</table>

Table 2: Relative execution overhead in avoidance mode.

We follow the start-up performance methodology detailed in [11]. We take 31 samples of the execution time of each benchmark and discard the first sample. Next, we compute the mean of the 30 samples with a confidence interval of 95%, using the standard normal z-statistic.

6.1 Impact of Non-distributed Verification

The two goals of this evaluation are: to measure the impact of verification on standard Java benchmarks, and ii) to measure whether the verification scales with the increase of the number of tasks. We run the verification algorithm against a set of standard parallel benchmarks available for Java. JArmus is run in the detection mode (every 100 milliseconds) and in the avoidance mode, both use the adaptive graph model. Note that the Java applications we checked are not distributed.

We select benchmarks from the NASA Parallel Benchmark (NPB) suite [10] and the Java Grande Forum (JGF) [39] benchmark suite. The NPB ranges from kernels to pseudo-applications, taken primarily from representative Computational Fluid Dynamics (CFD) parallel applications. The JGF is divided into three groups of applications: micro-benchmarks, computational kernels, and pseudo-applications. All benchmarks proceed iteratively, and use a fixed number of cyclic barriers to synchronise stepwise. Furthermore, all benchmarks check the validity of the produced output.

For the sake of reproducibility we list the parameters of the benchmarks run as specified in [10] [39]: BT uses size A, CG uses size C, the Java version of FT uses size B, MG uses size C, RT uses B, and SP uses size W. The input set chosen for benchmark SP only allows it to scale up to 31 tasks. For simplicity, in the evaluation we consider that this benchmark scales up to 32 tasks.

Figure 6 summarises the comparative study of the execution time for each benchmark. Tables 1 and 2 list the relative runtime overhead in detection and in avoidance. The results for the NPB and JGF benchmark suites are depicted in Figures 4 and 5 in detection mode. Since there is a dedicated task to perform verification, we observe that the overhead does not increase linearly as we add more tasks. The relative runtime overhead sits below 15% and in most cases is negligible. In avoidance mode, each task checks the graph whenever it blocks, so as we add more tasks, the execution overhead increases. Still, in the worst case, benchmark CG, the overhead is 50%, which is acceptable for application testing purposes.
6.2 Impact of Distributed Verification

The goal of the evaluation is to measure the runtime overhead of deadlock detection in available X10 distributed applications. Armus-X10 is configured with the distributed deadlock detection mode, running the verification algorithm every 200 milliseconds. The chosen benchmarks are available via the X10 source code repository [45]. Deadlock avoidance is unavailable in the distributed setting.

Benchmarks FT and STREAM come from the HPC Challenge benchmark [26]. SSAC2 is an HPCS Graph Analysis Benchmark [5]. JACOBI and KMEANS are available from the X10’s website. For reproducibility purposes the non-default parameters we select are: FT magnitude 11; KMEANS 25k points, 3k clusters to find, and 5 iterations; JACOBI matrix of size 40, maximum iterations are 40; SSAC2 2^15 vertices, a with a probability of 7%, and no permutations; STREAM with size of 524k.

Figure 6 depicts the execution time of each benchmark with and without verification. There is no statistical evidence of an execution overhead with running deadlock detection mode.

6.3 Impact of the Graph Model Choice

The goal of this evaluation is to measure the impact of the graph model in the verification procedure. To this end we analyse the worst case behaviour: programs that generate graphs with thousands of edges. In particular, we evaluate our adaptive model selection against the usual fixed model selection (WFG and SG).

We select a suite of programs that spawn tasks and create barriers as needed, depending on the size of the program, unlike the classical parallel applications we benchmark in Sections 6.1 and 6.2, where the number of tasks should correspond to the number of available processing units (cores). The suite of programs exercises different worst case scenarios for the verification algorithm: many tasks versus many barriers.

The chosen benchmarks are educative programs taken from the course on Principles and Practice of Parallel Programming, taught by Martha A. Kim and Vijay A. Saraswat, Fall 2013 [45]. BFS performs a parallel breadth-first search on a randomly generated graph. There is a task per node being visited and a barrier per depth-level of the graph. FI computes a Fibonacci number iteratively with a shared array of clocked variables (each pairs a barrier with a number). Each element of the array holds the outcome of a Fibonacci number. When the program starts it launches n tasks. The i-th task stores its Fibonacci number in the i-th clocked variable and synchronises with task i + 1 and task i + 2 that read the produced value. FR computes a Fibonacci number recursively. Recursive calls are executed in parallel and a clocked variable synchronises the caller with the callee. SE implements the Sieve of Eratosthenes using clocked variables. There is a task per prime number and one clocked variable per task. PS computes the prefix sum—or cumulative sum—for a given number of tasks. Given an input array with as many elements as there are tasks, the outcome of task i is the partial sum of the array up to the i-th element. All tasks proceed stepwise and are synchronised by a global barrier.

Figures 6 and 7 depict the execution time of each benchmark verified by Armus-X10 in avoidance and detection modes (respectively) where we vary the selection method of the graph model. Table 3 lists the average number of edges used in verification and the relative execution time overhead of each benchmark.

We can classify the benchmarks in three groups according to the ratio between the number of tasks and the number of resources: i) similar count of tasks and resources, benchmark SE; ii) much more resources than tasks, benchmarks FI and FT; and iii) much more tasks than resources, benchmarks BFS and PS. When i) there are as many resources as there are tasks, then all graph models perform equally well. When ii) there are more resources than tasks, and iii) vice-versa, the choice of the graph model is of major importance for a verification with low impact on the execution time.

Even in the worst case behaviour for analysis the largest verification overhead with deadlock detection is 25%; for deadlock avoidance the largest is 117%. For both cases we consider adaptive graph selection. Overall, the approach of the adaptive graph model outperforms the fixed graph model approach. The adaptive approach can save up to 9% of execution overhead in deadlock detection versus a fixed model. The graph model choice severely amplifies the verification overhead in deadlock avoidance. The case in point is benchmark PS, where the verification overhead ranges from 600% (fixed) down to 82% (adaptive).
7. Related Work

This section lists related work focusing on deadlock verification in parallel programming languages.

Deadlock prevention The literature around source code analysis to prevent barrier related deadlocks is vast. The fork/join programming model is easily restricted syntactically to prevent deadlocks from happening. Lee and Palsberg present a calculus for a fork/join programming model [24], suited for inter-procedural analysis through type inference, and establish a deadlock freedom property. The work also includes a type system that is used to identify may-happen-parallelism, further explored in [11]. Finally, related work on “barrier matching” tackles the problem of barrier deadlocks in a setting where there is only global barrier synchronisation [19,47].

Cogumbreiro et al. [8] propose a static typing system to ensure the correctness of phased activities for a fragment of X10 that disallows awaiting on a particular clock. Therefore, programs that involve more than one clock and that perform single waits cannot be expressed, nor verified (cf. the X10 and Java programs we present in Section 2).


The tool X10X [12] is a model checker for X10. Model checkers perform source code analysis and can be used to discover potential deadlocks. This class of tools is affected by the state explosion problem: the analysis grows exponentially with the possible interleaves of the program. Thus, X10X may not be able to verify complex programs. In general, prevention is too limiting to be applied to the whole system, so language designers use this strategy to eliminate just a class of deadlocks.

Deadlock avoidance To our best knowledge, techniques that avoid deadlocks in the context of barrier synchronisation only handle a few situations of barrier deadlocks, unlike our proposal that is complete (with reference to Theorem 4.15). For instance, in X10 and HJ, tasks deregister from all barriers upon termination; this mitigates deadlocks that arise from missing participants. HJ avoids deadlocks that originate from the interaction between phasers and finish blocks by limiting the use of phasers to the scope of finish blocks.

Deadlock detection UPC-CHECK [32] deals with deadlock detection, but in a simpler setting where barriers are global; in contrast, our work can handle group synchronisation. Literature concerning MPI deadlock detection takes a top-down approach: the general idea is given, but mapping it to the actual MPI semantics is left out. DAMPI [44] reports a program as deadlocked after a period of inactivity, so it may indicate false positives, i.e., it can misidentify a slow program as a deadlock. Umpire [13] and MUST [14] (a successor of Umpire) use a graph-based deadlock detection algorithm that subsumes deadlock detection to cycle detection, but omit a formal description on how the graph is actually generated from the language, cf. Theorems 4.10 and 4.15. We summarise the distributed detection technique of MUST. First, all sites collaborate to generate a single stream of events to a central site. The difficulty lies in ordering and aggregating the events generated by the various tasks. Then, the central site processes the stream of events to perform the collective checking, where, among other things, it identifies any completed barrier synchronisations. Finally, since MUST maintains a distributed wait state, then the site performing the collective checking must broadcast the status of terminated synchronisations back to the various sites of the application. The wait state is required to delay the graph analysis as much as possible. In our approach, tasks only requires local information to maintain data consistency, which means that, in a distributed setting, Armus does not require the last synchronisation step that MUST performs. Furthermore, unlike MUST, Armus is capable of verifying split-phase synchronisation, known in MPI as non-blocking collective operations.

8. Conclusion

We put forward Armus, a dynamic verification tool for barrier deadlocks that features distributed deadlock detection and a scalable graph analysis technique (based on automatic graph model selection). The target of verification is the core language PL, introduced to represent programs with various barrier synchronisation patterns.
The graph-based deadlock verification of Armus is formalised and shown to be sound and complete against PL. We establish an equivalence theorem between utilising the graph models WFG and SG for deadlock detection; this result enables us to use the standard WFG to prove our results, and choose automatically between the WFG and the SG during verification. Our adaptive model selection dramatically increases the performance against the fixed model selection. The runtime overhead of the deadlock detection is low for up to 64 tasks, in most cases negligible. We present two applications: Armus-X10 monitors any unchanged X10 program for deadlocks; JArmus is a library to verify Java programs. To the best of our knowledge, our work is the first dynamic verification tool that can correctly detect Java and X10 barrier deadlocks.

For future work, we intend to verify HJ programs, as it will exercise the expressiveness of Armus. This language features abstractions with complex synchronisation patterns, such as the bounded producer-consumer. Another direction is the verification of MPI programs that introduce complex patterns of point-to-point synchronisation and enable a direct comparison with state-of-the-art in barrier deadlock detection.

Acknowledgments

We thank Olivier Tardieu and the PPoPP reviewers for their comments and suggestions. The work is partially supported by EPSRC KTS with Cognizant, EP/K034413/1, EP/K011715/1 and EP/L00058X/1, EU project FP7-612985 UpScale and ICT COST Action 1201 BETTY.

References

A. Appendix: Proofs of Section 4.3

Lemma 4.5 We have that $t_1 t_2$ is a walk on $wfg(D)$ if, and only if, there exists a resource $r$ such that $t_1 r t_2$ is a walk on $grg(D)$.

Proof. $(\Rightarrow)$ Let $grg(D) = (V, E)$ and $wfg(D) = (V', E')$. Since $t_1 t_2$ is a walk on $wfg(D)$, then $t_1 t_2 \in E'$. By Definition 4.2, there exists a vertex $r$ such that $r \in W(t_1)$ and $r \in L(r)$. Thus, by Definition 4.4, $(t_1, r) \in E$ and $(r, t_2) \in E$, and therefore $t_1 r t_2$ is a walk on $grg(D)$.

$(\Leftarrow)$ Let $grg(D) = (V, E)$. Since $t_1 t_2$ is a walk on $grg(D)$, then $(t_1, r) \in E$ and $(r, t_2) \in E$. From Definition 4.4, $r \in W(t_1)$ and $r \in L(r)$, and let $wfg(D) = (V', E')$. Thus, from Definition 4.2, $t_1 t_2$ is a walk on $wfg(D)$.

Lemma 4.7 If $w = t_1 \cdots t_n$ is a positive length on $wfg(D)$ and $1 < k < n$, then there exists a walk $w' = r_1 \cdots r_{k-1}$ on $sg(D)$ such that for all $i$ where $1 \leq i \leq k$ we have $t_i r_i t_{i+1}$ is a walk on $grg(D)$.

Proof. Case $k = 2$, where $w = t_1 t_2 t_3 \cdots t_n$ is a walk on $wfg(D)$ and $n \geq 3$. Applying Lemma 4.5 to $t_1 t_2$ is a walk on $wfg(D)$, yields that there exists a resource $r_1$ such that $t_1 r_1 t_2$ is a walk on $grg(D)$. Similarly, from Lemma 4.5 and $t_2 t_3$ is a walk on $wfg(D)$, we get that there exists a resource $r_2$ such that $t_2 r_2 t_3$ is a walk on $grg(D)$. Finally, we have that $r_1 r_2 t_3$ is a walk on $grg(D)$, hence by Lemma 4.6, $r_1 r_2$ is a walk on $sg(D)$.

Case $k = j + 1$, where $w = t_1 \cdots t_j t_j t_{j+1} \cdots t_n$ is a walk on $wfg(D)$ and $n > 2$. By the induction hypothesis we have that there exists a walk $r_1 \cdots r_{j-1}$ on $sg(D)$ such that (i) for all $i$ where $1 \leq i \leq j$ we have $t_i r_i t_{i+1}$ is a walk on $grg(D)$. From (i), we have that (ii) $t_j r_j t_j t_{j+1}$ is a walk on $grg(D)$. By hypothesis, we also have that $t_{j+1} t_{j+1} t_{j+2}$ is a walk on $wfg(D)$, thus from Lemma 4.5, there exists a resource $r_{j+1}$ such that (iii) $t_{j+1} t_{j+1} t_{j+2}$ is a walk on $grg(D)$. From (ii) $t_j r_j t_j t_{j+1}$ and (iii) $t_{j+1} t_{j+1} t_{j+2}$ walks on $grg(D)$, we get that $r_j r_j r_{j+1}$ is a walk on $grg(D)$. Applying Lemma 4.6 to the latter, yields that $r_j r_j r_{j+1}$ is a walk on $sg(D)$. Thus, $r_1 \cdots r_{j-1} r_j r_{j+1}$ is a walk on $sg(D)$ and we are left with proving for all $i$ where $1 \leq i \leq j$ we have $t_i r_i t_{i+1}$ is a walk on $grg(D)$. But, we already know that (i) for all $i$ where $1 \leq i \leq j$ we have $t_i r_i t_{i+1}$ is a walk on $grg(D)$, so we just need to prove that $t_{j+1} t_{j+1} t_{j+2}$ is a walk on $grg(D)$, which we have already shown with (iii).

Lemma 4.9 Let $\varphi(M, T) = (I, W, wfg(D) = (V, E)$, $res(p, n) = r$. We have that $(t_1, t_2) \in E$ if, and only if, $T(t_1) = \text{await}(p); s$, $M(p)(t_1) = n$, and $M(p)(t_2) < n$.

Proof. $(\Leftarrow)$ We have that $(t_1, t_2) \in E$, by Definition 4.2, there exists a resource $r$ such that $r \in W(t_1)$ and $t_2 \in I(r)$. From Definition 4.1 and $r \in W(t_1)$, we get that $T(t_1) = \text{await}(p); s$, $M(p)(t_1) = n$, and $res(p, n) = r$. From Definition 4.1 and $t_2 \in I(r)$, we obtain that $M(p)(t_2) < n$. $(\Rightarrow)$ We have that $T(t_1) = \text{await}(p); s$. From Definition 4.1, $T(t_2) = \text{awaist}(p); s$, and $M(p)(t_2) = n$, yields a resource $r$ such that $res(p, n) = r$ and $r \in W(t_1)$. From Definition 4.1 and $(M(p)(t_2) < n$, we get that $t_2 \in I(r)$. We apply Definition 4.2 to $t_1 \in I(r)$ and $r \in W(t_2)$ and get that $(t_1, t_2) \in E$.

Lemma 4.13 For all $t \notin dom(T)$, we have that $wfg(\varphi(M,T))$ is a subgraph of graph $wfg(\varphi(M,T \uplus \{t : s\}))$.

Proof. Let $wfg(\varphi(M,T)) = (V, E)$ and $wfg(\varphi(M,T \uplus \{t : s\})) = (V', E')$. Graph $(V, E)$ is a subgraph of $(V', E')$ if 1) $V \subseteq V'$, 2) $E \subseteq E'$, 3) $\forall (t', t') \in E \Rightarrow t \in V \land t' \in V$.

1. We have that $V \subseteq V'$ holds, since $V = V' = T$.
2. If $(t_1, t_2) \in E$, then $(t_1, t_2) \in E'$. By Lemma 4.9 and $(t_1, t_2) \in E$, we have that $T(t_1) = \text{awaist}(p); s$, $M(p)(t_1) = n$, and $M(p)(t_2) < n$. We have that $t \notin dom(T)$, thus $T \cup \{t : s\}$ holds.
3. $(t_1, t_2) \in E \Rightarrow t \in V \land t' \in V$. By definition $t \in V$ and $t' \in V$.

Lemma 4.14 Graph $wfg(\varphi(M,T))$ is a subgraph of graph $wfg(\varphi(M,T \uplus T'))$.

Proof. The proof follows by induction on the structure of $T'$. Let $wfg(\varphi(M,T)) = (V, E)$ and $wfg(\varphi(M,T \uplus T')) = (V', E')$. We inspect $T'$.

Case $T' = \emptyset$. To show that $(V, E)$ is subgraph of itself, we just need to show that $\forall (t, t') \in E \Rightarrow t \in V \land t' \in V$, which holds by Definition 4.2, since $V = V' = T$.

Case $T'$ is $T' \uplus \{t : s\}$. By the induction hypothesis, we have that $wfg(\varphi(M,T))$ is a subgraph of $wfg(\varphi(M,T \uplus T'))$. By Lemma 4.13 this case holds.