


# Provable GPU Data-Races in Static Race Detection

Characterizing **True Data-Race Alarms** in a **Behavioral Type**

Dennis Liew, Tiago Cogumbreiro, Julien Lange

 PLACES'22, April 3<sup>rd</sup> 2022

# Overview

- Introduction
- BabyCUDA: Syntax
- BabyCUDA: Semantics
- BabyCUDA: Type System
- Conclusion

# Introduction

- Introduction
- BabyCUDA: Syntax
- BabyCUDA: Semantics
- BabyCUDA: Type System
- Conclusion

# The CUDA Programming Model

CUDA is an extension of C, handling parallel code.

CUDA follows the Single-Instruction-Multiple-Threads (SIMT) model, all threads execute a copy of the GPU program (kernel).

\*CUDA's programming model is similar to OpenCL.


```
void saxpy(int n, float a, float *x, float *y)
{
    int i = blockIdx.x*blockDim.x + threadIdx.x;
    if (i < n) y[i] = a*x[i] + y[i];
}
```

Single-Precision A·X Plus Y (**saxpy**) is the “Hello World” of CUDA, our running example

# Data-races in CUDA

**Data-races** : When two or more threads access the same memory location, and at least one is a Write; causing unwanted nondeterminism.

```
void saxpysrcy(int n, float a, float *x, float *y)
{
    int i = blockIdx.x*blockDim.x + threadIdx.x;
    if (i < n) y[i+1] = a*x[i] + y[i];
}
```



# Faial [CAV'21] : DRF Checker

```
verify@7744c486fb5e:/artifact/source/faial/tutorial$ faial saxpy.cu  
Program is data-race free!
```

```
void saxpy(int n, float a, float *x, float *y)  
{  
    int i = blockIdx.x*blockDim.x + threadIdx.x;  
    if (i < n) y[i] = a*x[i] + y[i];  
}
```

\*Faial is **sound but incomplete**.

```
verify@7744c486fb5e:/artifact/source/faial/tutorial$ faial saxpyracy.cu  
*** DATA RACE ERROR ***
```

```
Array:  y[1]  
T1 mode: W  
T2 mode: R
```


```
-----  
Globals      Value  
-----  
blockDim.x   2  
-----  
blockIdx.x   0  
-----  
gridDim.x    1  
-----  
n             2  
-----
```

```
-----  
Locals      T1  T2  
-----  
threadIdx.x 0   1  
-----
```

```
void saxpyracy(int n, float a, float *x, float *y)  
{  
    int i = blockIdx.x*blockDim.x + threadIdx.x;  
    if (i < n) y[i+1] = a*x[i] + y[i];  
}
```

[CAV'21]: Tiago Cogumbreiro, Julien Lange, Dennis Liew & Hannah Zicarelli : Checking Data-Race Freedom of GPU Kernels, Compositionally.

# Theory Behind Faial [CAV'21]



- a compositional analysis for DRF, based on memory access protocols (MAPs).
- protocols are **behavioral types** that codify the way threads interact over shared memory.
- mechanized proofs of our theoretical results.
- Faial outperforms the state-of-the-art, (verify at least 1.42x more real-world kernels).

# False Alarms in Faial

Over approximates by ignoring array contents (what is being read from / written to arrays).

This over approximation in MAPs is what makes Faial scalable.

The downsides are **False Alarms** caused by **data-dependent** kernels.

```
void readindex (int* x)
{
    x[threadIdx.x] = threadIdx.x;
    int z = x[threadIdx.x];
    x[z] = 0;
}
```

CUDA

Over approximation

```
wr[tid];
rd[tid];
wr[x]
```

Behavioral Type implemented in Faial

*readindex* is actually data-race free (DRF) but Faial reports it as Racy.



# False Alarms in Static Analysis

**Static Analyzers** suffer from false positives (**false alarms**)

[CAV'21] evaluated several static analyzers on *readindex*, and most report a false alarm.

[ICSE'13], [CACM'18] show that false alarms hinder the adoption and use of static analyzers in industrial settings.

[ICSE'13]: Brittany Johnson, Yoonki Song, Emerson Murphy-Hill & Robert Bowdidge : Why Don't Software Developers Use Static Analysis Tools to Find Bugs?

[CACM'18]: Caitlin Sadowski, Edward Aftandilian, Alex Eagle, Liam Miller-Cushon & Ciera Jaspan : Lessons from Building Static Analysis Tools at Google.

# Can we prove certain alarms as True Alarms?

```
verify@0a142fecb423:/artifact/datasets/correctness/faial/synthetic$ faial read-index.cu  
*** DATA RACE ERROR ***  
Array: x[0]  
T1 mode: W  
T2 mode: W  
-----  
Globals      Value  
-----  
blockDim.x  2  
-----  
z            0  
-----  
Locals      T1  T2  
-----  
threadIdx.x 1   0  
-----  
void readindex (int* x)  
{  
    x[threadIdx.x] = threadIdx.x;  
    int z = x[threadIdx.x];  
    x[z] = 0;  
}
```

Unknown


```
verify@7744c486fb5e:/artifact/source/faial/tutorial$ faial saxpyracy.cu  
*** DATA RACE ERROR ***  
Array: y[1]  
T1 mode: W  
T2 mode: R  
-----  
Globals      Value  
-----  
blockDim.x  2  
-----  
blockIdx.x  0  
-----  
gridDim.x   1  
-----  
n            2  
-----  
Locals      T1  T2  
-----  
void saxpyracy(int n, float a, float *x, float *y)  
{  
    int i = blockIdx.x*blockDim.x + threadIdx.x;  
    if (i < n) y[i+1] = a*x[i] + y[i];  
}
```

Provably True Alarm


# Our Approach

Solving the problem of **False Alarms**:

Specify a core language (BabyCUDA) and a behavioral type system, for which the analysis of Faial is sound and complete for well-typed programs.



# Theoretical Pipeline



We are now formalizing it through BabyCUDA, representative subset of CUDA.

- Introduction
- BabyCUDA: Syntax
- BabyCUDA: Semantics
- BabyCUDA: Type System
- Conclusion

# BabyCUDA: Syntax

- Introduction
- BabyCUDA: Syntax**
- BabyCUDA: Semantics
- BabyCUDA: Type System
- Conclusion

# Source Syntax: BabyCUDA

$$\mathcal{B} \ni b ::= A[n] := n \mid \text{let } x = A[n] \text{ in } b$$
$$\mid b ; b \mid \text{if } c \{b\} \text{ else } \{b\}$$
$$\mid \text{for } x \in n..m \{b\} \mid \text{skip}$$

Simplified *saxpy* in CUDA

```
if (threadIdx.x < n) y[threadIdx.x] = y[threadIdx.x];
```

Simplified *saxpy* in BabyCUDA

```
if (tid < n) { let x = A[tid] in A[tid] := x }  
else { skip }
```

# Target Syntax: Memory Access Protocols (Faial)

$$\mathcal{U} \ni u ::= \text{skip} \mid o[i] \mid u; u \mid \text{if } c \{u\} \text{ else } \{u\} \mid \text{for } x \in n..m \{u\}$$

Following, we show how to infer a Memory Access Protocol from a BabyCUDA program

Simplified *saxpy* in BabyCUDA

```
if (tid < n) { let x = A[tid] in A[tid] := x }  
else { skip }
```

Simplified *saxpy* as a Memory Access Protocol (Faial)


```
if (tid < n) { rd[tid]; wr[tid] }  
else { skip }
```



# BabyCUDA: Operational Semantics

- Introduction
- BabyCUDA: Syntax
- BabyCUDA: Semantics**
- BabyCUDA: Type System
- Conclusion

# BabyCUDA: Operational Semantics



# BabyCUDA: Operational Semantics

## Semantics

$$\boxed{\text{lastwrite}(j, H) = k}$$

$$\boxed{A, b \downarrow_{H,i} A}$$

$$\boxed{H, b \downarrow H}$$

$$\frac{\text{LASTWRITE-CURR} \quad \exists i: P(i) = (R, W) \quad W(j) = k}{\text{lastwrite}(j, P::H) = k}$$

$$\frac{\text{LASTWRITE-PREV} \quad \forall i: P(i) = (R, W) \implies j \notin \text{dom}(W)}{\text{lastwrite}(j, P::H) = \text{lastwrite}(j, H)}$$

$$\frac{\text{LASTWRITE-UNDEF}}{\text{lastwrite}(j, []) = \perp}$$

$$\frac{\text{READ} \quad n \downarrow j \quad (R \cup \{j\}, W), b[x := \text{lastwrite}(j, \{i: (R, W)\}::H)] \downarrow_{H,i} B}{A, \text{let } x = A[n] \text{ in } b \downarrow_{H,i} B}$$

$$\frac{\text{WRITE} \quad n \downarrow j \quad m \downarrow k}{(R, W), A[n] := m \downarrow_{H,i} (R, W[j \mapsto k])}$$

$$\frac{\text{SEQ} \quad A, b_1 \downarrow_{H,i} B \quad B, b_2 \downarrow_{H,i} C}{A, b_1 ; b_2 \downarrow_{H,i} C}$$

$$\frac{\text{IF-T} \quad c \downarrow \text{true} \quad A, b_1 \downarrow_{H,i} B}{A, \text{if } c \{b_1\} \text{ else } \{b_2\} \downarrow_{H,i} B}$$


$$\frac{\text{IF-F} \quad c \downarrow \text{false} \quad A, b_2 \downarrow_{H,i} B}{A, \text{if } c \{b_1\} \text{ else } \{b_2\} \downarrow_{H,i} B}$$

$$\frac{\text{FOR-1} \quad (n \geq m) \downarrow \text{true}}{A, \text{for}^\cup x \in n..m \{b\} \downarrow_{H,i} A}$$

$$\frac{\text{FOR-2} \quad (n < m) \downarrow \text{true} \quad A, b[x := n] \downarrow_{H,i} B \quad B, \text{for}^\cup x \in n+1..m \{b\} \downarrow_{H,i} C}{A, \text{for}^\cup x \in n..m \{b\} \downarrow_{H,i} C}$$

$$\frac{\text{SKIP}}{A, \text{skip} \downarrow_{H,i} A}$$


$$\frac{\text{PAR} \quad Q = \bigcup \{i: A \mid P(i), b[\text{tid} := i] \downarrow_{H,i} A \wedge i \in \mathcal{T}\}}{P::H, b \downarrow Q::H}$$



# BabyCUDA: Parallel semantics

$$\frac{\text{PAR} \quad Q = \bigcup \{i: A \mid P(i), b[\text{tid} := i] \downarrow_{H,i} A \wedge i \in \mathcal{T}\}}{P::H, b \downarrow Q::H}$$



- For every thread, evaluate the BabyCUDA program,  $b$  yielding accesses  $A$ .
- Replace `tid` with their unique thread identifier  $i$ .
- Merge all  $i:A$  into the current phase.



# BabyCUDA: Type System

- Introduction
- BabyCUDA: Syntax
- BabyCUDA: Semantics
- BabyCUDA: Type System**
- Conclusion

# *saxpy* and *saxpyracy* are Well-typed



## Well-typed + Racy = True Race



# BabyCUDA: Behavioral type system

$$\begin{array}{c}
 \text{T-N} \\
 \frac{fv(n) \subseteq \mathcal{V}}{\mathcal{V} \vdash n} \\
 \\
 \text{T-B} \\
 \frac{fv(c) \subseteq \mathcal{V}}{\mathcal{V} \vdash c} \\
 \\
 \text{T-WRITE} \\
 \frac{\mathcal{V} \vdash n}{\mathcal{V} \vdash A[n] := m \blacktriangleright wr[n]} \\
 \\
 \text{T-READ} \\
 \frac{\mathcal{V} \vdash n \quad y \notin \mathcal{V} \quad \mathcal{V} \vdash b \blacktriangleright u}{\mathcal{V} \vdash \text{let } y = A[n] \text{ in } b \blacktriangleright rd[n]; u} \\
 \\
 \text{T-SEQ} \\
 \frac{\mathcal{V} \vdash b_1 \blacktriangleright u_1 \quad \mathcal{V} \vdash b_2 \blacktriangleright u_2}{\mathcal{V} \vdash b_1 ; b_2 \blacktriangleright u_1 ; u_2} \\
 \\
 \text{T-IF} \\
 \frac{\mathcal{V} \vdash c \quad \mathcal{V} \vdash b_1 \blacktriangleright u_1 \quad \mathcal{V} \vdash b_2 \blacktriangleright u_2}{\mathcal{V} \vdash \text{if } c \{b_1\} \text{ else } \{b_2\} \blacktriangleright \text{if } c \{u_1\} \text{ else } \{u_2\}} \\
 \\
 \text{T-FOR} \\
 \frac{\mathcal{V} \vdash n \quad \mathcal{V} \vdash m \quad x \notin \mathcal{V} \quad \mathcal{V} \cup \{x\} \vdash b \blacktriangleright u}{\mathcal{V} \vdash \text{for}^U x \in n..m \{b\} \blacktriangleright \text{for}^U x \in n..m \{u\}} \\
 \\
 \text{T-SKIP} \\
 \frac{}{\mathcal{V} \vdash \text{skip} \blacktriangleright \text{skip}}
 \end{array}$$

# saxpyracy well-typed derivation

$$\frac{\frac{\frac{}{\{tid, n\} \vdash A[tid + 1] := x \blacktriangleright wr[tid + 1]}{\text{WRITE}}}{\{tid, n\} \vdash \text{let } x = A[tid] \text{ in } A[tid + 1] := x \blacktriangleright rd[tid] ; wr[tid + 1]}{\text{READ}} \quad \frac{}{\{tid, n\} \vdash \text{skip} \blacktriangleright \text{skip}}{\text{SKIP}}}{\{tid, n\} \vdash \text{if } (tid < n) \{ \text{let } x = A[tid] \text{ in } A[tid + 1] := x \} \text{ else } \{ \text{skip} \} \blacktriangleright \text{if } (tid < n) \{ rd[tid] ; wr[tid + 1] \} \text{ else } \{ \text{skip} \}}{\text{IF}}$$



# *readindex* ill-typed derivation

$$\frac{\frac{}{\{tid\} \vdash A[tid] := tid \blacktriangleright wr[tid]} \text{WRITE} \quad \frac{\frac{}{\{tid\} \not\vdash A[x] := 0 \blacktriangleright wr[x]} \text{WRITE}}{\{tid\} \not\vdash \text{let } x = A[tid] \text{ in } A[x] := 0 \blacktriangleright rd[tid]; wr[x]} \text{READ}}{\{tid\} \not\vdash A[tid] := tid; \text{let } x = A[tid] \text{ in } A[x] := 0 \blacktriangleright wr[tid]; rd[tid]; wr[x]} \text{SEQ}$$

# BabyCUDA: Main result

**Theorem 1** (Correctness). *Let  $H, b \downarrow H'$  and  $u \downarrow \Lambda$ . If  $\{\text{tid}\} \vdash b \blacktriangleright u$ ,  $H$  is DRF, then  $H'$  is DRF if, and only if,  $P$  is DRF.*

**Well-typed BabyCUDA programs are analyzed correctly (soundly and completely) by Faial.**

**Memory Access Protocols of well-typed programs preserve and reflect the concurrent accesses of the source program.**

# Conclusion

- Introduction
- BabyCUDA: Syntax
- BabyCUDA: Semantics
- BabyCUDA: Type System
- Conclusion

# Related Work

[POPL'19] introduce the first DRF static analysis for **multithreaded** programs that is sound and complete, for a subset of all programs.

\*generally inapplicable (or irrelevant) to GPU programming

[POPL'15] develop a deductive system to prove completeness of program analyses over an abstract domain.

[POPL'19]: Nikos Gorogiannis, Peter W. O'Hearn & Ilya Sergey (2019): A True Positives Theorem for a Static Race Detector.

[POPL'15]: Roberto Giacobazzi, Francesco Logozzo & Francesco Ranzato (2015): Analyzing Program Analyses.

# Conclusion and Future Work

Introduced a **behavioral type system** that characterizes **true data-races** in Memory Access Protocols (Faial).


Main result guarantees that Faial's analysis are sound and complete.

Future work include:  
completing the Coq formalization and implementation.

having an empirical evaluation of the type system's applicability.

**BabyCUDA**

**END**



$[\{0: (\{0\}, \{0:0\}), 1: (\{1\}, \{1:1\}), 2: (\{2\}, \{2:2\})\}]$

```
void readindex (int* x)
{
    x[threadIdx.x] = threadIdx.x;
    int z = x[threadIdx.x];
    x[z] = 0;
}
```

$\{tid\} \not\vdash A[tid] := tid ; \text{let } x = A[tid] \text{ in } A[x] := 0 \blacktriangleright wr[tid] ; rd[tid] ; wr[x]$